stats.txt revision 11353
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 311353Sandreas.hansson@arm.comsim_seconds 47.496138 # Number of seconds simulated 411353Sandreas.hansson@arm.comsim_ticks 47496138032000 # Number of ticks simulated 511353Sandreas.hansson@arm.comfinal_tick 47496138032000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711353Sandreas.hansson@arm.comhost_inst_rate 287392 # Simulator instruction rate (inst/s) 811353Sandreas.hansson@arm.comhost_op_rate 338020 # Simulator op (including micro ops) rate (op/s) 911353Sandreas.hansson@arm.comhost_tick_rate 15163142641 # Simulator tick rate (ticks/s) 1011353Sandreas.hansson@arm.comhost_mem_usage 759192 # Number of bytes of host memory used 1111353Sandreas.hansson@arm.comhost_seconds 3132.34 # Real time elapsed on the host 1211353Sandreas.hansson@arm.comsim_insts 900209792 # Number of instructions simulated 1311353Sandreas.hansson@arm.comsim_ops 1058792792 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.dtb.walker 123968 # Number of bytes read from this memory 1711353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 99904 # Number of bytes read from this memory 1811353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.inst 7981184 # Number of bytes read from this memory 1911353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.data 13323912 # Number of bytes read from this memory 2011353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 15275072 # Number of bytes read from this memory 2111353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.dtb.walker 135168 # Number of bytes read from this memory 2211353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.itb.walker 122048 # Number of bytes read from this memory 2311353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.inst 3081152 # Number of bytes read from this memory 2411353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.data 10821968 # Number of bytes read from this memory 2511353Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 12736320 # Number of bytes read from this memory 2611353Sandreas.hansson@arm.comsystem.physmem.bytes_read::realview.ide 446656 # Number of bytes read from this memory 2711353Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 64147352 # Number of bytes read from this memory 2811353Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 7981184 # Number of instructions bytes read from this memory 2911353Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 3081152 # Number of instructions bytes read from this memory 3011353Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 11062336 # Number of instructions bytes read from this memory 3111353Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 76613760 # Number of bytes written to this memory 3210827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3310636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3411353Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 76634344 # Number of bytes written to this memory 3511353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.dtb.walker 1937 # Number of read requests responded to by this memory 3611353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.itb.walker 1561 # Number of read requests responded to by this memory 3711353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.inst 124706 # Number of read requests responded to by this memory 3811353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.data 208199 # Number of read requests responded to by this memory 3911353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 238673 # Number of read requests responded to by this memory 4011353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.dtb.walker 2112 # Number of read requests responded to by this memory 4111353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.itb.walker 1907 # Number of read requests responded to by this memory 4211353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.inst 48143 # Number of read requests responded to by this memory 4311353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.data 169106 # Number of read requests responded to by this memory 4411353Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 199005 # Number of read requests responded to by this memory 4511353Sandreas.hansson@arm.comsystem.physmem.num_reads::realview.ide 6979 # Number of read requests responded to by this memory 4611353Sandreas.hansson@arm.comsystem.physmem.num_reads::total 1002328 # Number of read requests responded to by this memory 4711353Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 1197090 # Number of write requests responded to by this memory 4810827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 4910636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5011353Sandreas.hansson@arm.comsystem.physmem.num_writes::total 1199664 # Number of write requests responded to by this memory 5111353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.dtb.walker 2610 # Total read bandwidth from this memory (bytes/s) 5211353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.itb.walker 2103 # Total read bandwidth from this memory (bytes/s) 5311353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.inst 168039 # Total read bandwidth from this memory (bytes/s) 5411353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.data 280526 # Total read bandwidth from this memory (bytes/s) 5511353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 321607 # Total read bandwidth from this memory (bytes/s) 5611353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.dtb.walker 2846 # Total read bandwidth from this memory (bytes/s) 5711353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.itb.walker 2570 # Total read bandwidth from this memory (bytes/s) 5811353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.inst 64872 # Total read bandwidth from this memory (bytes/s) 5911353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.data 227849 # Total read bandwidth from this memory (bytes/s) 6011353Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 268155 # Total read bandwidth from this memory (bytes/s) 6111353Sandreas.hansson@arm.comsystem.physmem.bw_read::realview.ide 9404 # Total read bandwidth from this memory (bytes/s) 6211353Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1350580 # Total read bandwidth from this memory (bytes/s) 6311353Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu0.inst 168039 # Instruction read bandwidth from this memory (bytes/s) 6411353Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu1.inst 64872 # Instruction read bandwidth from this memory (bytes/s) 6511353Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 232910 # Instruction read bandwidth from this memory (bytes/s) 6611353Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 1613052 # Write bandwidth from this memory (bytes/s) 6711353Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu0.data 433 # Write bandwidth from this memory (bytes/s) 6810636Snilay@cs.wisc.edusystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6911353Sandreas.hansson@arm.comsystem.physmem.bw_write::total 1613486 # Write bandwidth from this memory (bytes/s) 7011353Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 1613052 # Total bandwidth to/from this memory (bytes/s) 7111353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.dtb.walker 2610 # Total bandwidth to/from this memory (bytes/s) 7211353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.itb.walker 2103 # Total bandwidth to/from this memory (bytes/s) 7311353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.inst 168039 # Total bandwidth to/from this memory (bytes/s) 7411353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.data 280960 # Total bandwidth to/from this memory (bytes/s) 7511353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 321607 # Total bandwidth to/from this memory (bytes/s) 7611353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.dtb.walker 2846 # Total bandwidth to/from this memory (bytes/s) 7711353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.itb.walker 2570 # Total bandwidth to/from this memory (bytes/s) 7811353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.inst 64872 # Total bandwidth to/from this memory (bytes/s) 7911353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.data 227850 # Total bandwidth to/from this memory (bytes/s) 8011353Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 268155 # Total bandwidth to/from this memory (bytes/s) 8111353Sandreas.hansson@arm.comsystem.physmem.bw_total::realview.ide 9404 # Total bandwidth to/from this memory (bytes/s) 8211353Sandreas.hansson@arm.comsystem.physmem.bw_total::total 2964066 # Total bandwidth to/from this memory (bytes/s) 8311353Sandreas.hansson@arm.comsystem.physmem.readReqs 1002328 # Number of read requests accepted 8411353Sandreas.hansson@arm.comsystem.physmem.writeReqs 1199664 # Number of write requests accepted 8511353Sandreas.hansson@arm.comsystem.physmem.readBursts 1002328 # Number of DRAM read bursts, including those serviced by the write queue 8611353Sandreas.hansson@arm.comsystem.physmem.writeBursts 1199664 # Number of DRAM write bursts, including those merged in the write queue 8711353Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 64118976 # Total number of bytes read from DRAM 8811353Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 30016 # Total number of bytes read from write queue 8911353Sandreas.hansson@arm.comsystem.physmem.bytesWritten 76632896 # Total number of bytes written to DRAM 9011353Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 64147352 # Total read bytes from the system interface side 9111353Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 76634344 # Total written bytes from the system interface side 9211353Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 469 # Number of DRAM read bursts serviced by the write queue 9311353Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 2245 # Number of DRAM write bursts merged with an existing one 9411336Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 9511353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 52312 # Per bank write bursts 9611353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 66235 # Per bank write bursts 9711353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 59334 # Per bank write bursts 9811353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 65978 # Per bank write bursts 9911353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 61446 # Per bank write bursts 10011353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 69476 # Per bank write bursts 10111353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 59128 # Per bank write bursts 10211353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 60480 # Per bank write bursts 10311353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 57677 # Per bank write bursts 10411353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 110303 # Per bank write bursts 10511353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 51521 # Per bank write bursts 10611353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 60498 # Per bank write bursts 10711353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 54125 # Per bank write bursts 10811353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 57278 # Per bank write bursts 10911353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 58648 # Per bank write bursts 11011353Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 57420 # Per bank write bursts 11111353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 71344 # Per bank write bursts 11211353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 78863 # Per bank write bursts 11311353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 73221 # Per bank write bursts 11411353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 79189 # Per bank write bursts 11511353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 75543 # Per bank write bursts 11611353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 82829 # Per bank write bursts 11711353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 74512 # Per bank write bursts 11811353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 77237 # Per bank write bursts 11911353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 71961 # Per bank write bursts 12011353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 73593 # Per bank write bursts 12111353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 69363 # Per bank write bursts 12211353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 76682 # Per bank write bursts 12311353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 71227 # Per bank write bursts 12411353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 74509 # Per bank write bursts 12511353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 73049 # Per bank write bursts 12611353Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 74267 # Per bank write bursts 12710515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12811353Sandreas.hansson@arm.comsystem.physmem.numWrRetry 57 # Number of times write queue was full causing retry 12911353Sandreas.hansson@arm.comsystem.physmem.totGap 47496135919500 # Total gap between requests 13010515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13310827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 5 # Read request sizes (log2) 13510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13611353Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 1002298 # Read request sizes (log2) 13710515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14311353Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 1197090 # Write request sizes (log2) 14411353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 675393 # What read queue length does an incoming req see 14511353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 118123 # What read queue length does an incoming req see 14611353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 43619 # What read queue length does an incoming req see 14711353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 33801 # What read queue length does an incoming req see 14811353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 29137 # What read queue length does an incoming req see 14911353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 27086 # What read queue length does an incoming req see 15011353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 24475 # What read queue length does an incoming req see 15111353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 22026 # What read queue length does an incoming req see 15211353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 18598 # What read queue length does an incoming req see 15311353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 3546 # What read queue length does an incoming req see 15411353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 1664 # What read queue length does an incoming req see 15511353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 1196 # What read queue length does an incoming req see 15611353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 985 # What read queue length does an incoming req see 15711353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 727 # What read queue length does an incoming req see 15811353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 426 # What read queue length does an incoming req see 15911353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 352 # What read queue length does an incoming req see 16011353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 286 # What read queue length does an incoming req see 16111353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 223 # What read queue length does an incoming req see 16211353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 119 # What read queue length does an incoming req see 16311353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 69 # What read queue length does an incoming req see 16411353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 8 # What read queue length does an incoming req see 16511353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 16611353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 16711353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 16811353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 16910515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19111353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 31163 # What write queue length does an incoming req see 19211353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 38080 # What write queue length does an incoming req see 19311353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 51935 # What write queue length does an incoming req see 19411353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 55190 # What write queue length does an incoming req see 19511353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 60170 # What write queue length does an incoming req see 19611353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 62406 # What write queue length does an incoming req see 19711353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 65836 # What write queue length does an incoming req see 19811353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 70016 # What write queue length does an incoming req see 19911353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 72724 # What write queue length does an incoming req see 20011353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 73495 # What write queue length does an incoming req see 20111353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 74816 # What write queue length does an incoming req see 20211353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 77871 # What write queue length does an incoming req see 20311353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 75261 # What write queue length does an incoming req see 20411353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 76182 # What write queue length does an incoming req see 20511353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 84001 # What write queue length does an incoming req see 20611353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 74766 # What write queue length does an incoming req see 20711353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 69103 # What write queue length does an incoming req see 20811353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 66691 # What write queue length does an incoming req see 20911353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 3873 # What write queue length does an incoming req see 21011353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 2118 # What write queue length does an incoming req see 21111353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 1475 # What write queue length does an incoming req see 21211353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 1059 # What write queue length does an incoming req see 21311353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 826 # What write queue length does an incoming req see 21411353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 727 # What write queue length does an incoming req see 21511353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 636 # What write queue length does an incoming req see 21611353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 578 # What write queue length does an incoming req see 21711353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 535 # What write queue length does an incoming req see 21811353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 498 # What write queue length does an incoming req see 21911353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 445 # What write queue length does an incoming req see 22011353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 421 # What write queue length does an incoming req see 22111353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 456 # What write queue length does an incoming req see 22211353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 364 # What write queue length does an incoming req see 22311353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 377 # What write queue length does an incoming req see 22411353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 296 # What write queue length does an incoming req see 22511353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 346 # What write queue length does an incoming req see 22611353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 303 # What write queue length does an incoming req see 22711353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 249 # What write queue length does an incoming req see 22811353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 301 # What write queue length does an incoming req see 22911353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 234 # What write queue length does an incoming req see 23011353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 209 # What write queue length does an incoming req see 23111353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 168 # What write queue length does an incoming req see 23211353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 220 # What write queue length does an incoming req see 23311353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 172 # What write queue length does an incoming req see 23411353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 141 # What write queue length does an incoming req see 23511353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 119 # What write queue length does an incoming req see 23611353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 155 # What write queue length does an incoming req see 23711353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 143 # What write queue length does an incoming req see 23811353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 87 # What write queue length does an incoming req see 23911353Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 167 # What write queue length does an incoming req see 24011353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 993836 # Bytes accessed per row activation 24111353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 141.624332 # Bytes accessed per row activation 24211353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 96.550200 # Bytes accessed per row activation 24311353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 190.035765 # Bytes accessed per row activation 24411353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 676204 68.04% 68.04% # Bytes accessed per row activation 24511353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 192250 19.34% 87.38% # Bytes accessed per row activation 24611353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 44807 4.51% 91.89% # Bytes accessed per row activation 24711353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 21137 2.13% 94.02% # Bytes accessed per row activation 24811353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 15251 1.53% 95.55% # Bytes accessed per row activation 24911353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 9933 1.00% 96.55% # Bytes accessed per row activation 25011353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 5714 0.57% 97.13% # Bytes accessed per row activation 25111353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 4523 0.46% 97.58% # Bytes accessed per row activation 25211353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 24017 2.42% 100.00% # Bytes accessed per row activation 25311353Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 993836 # Bytes accessed per row activation 25411353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 62276 # Reads before turning the bus around for writes 25511353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 16.086984 # Reads before turning the bus around for writes 25611353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 158.174793 # Reads before turning the bus around for writes 25711353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-1023 62273 100.00% 100.00% # Reads before turning the bus around for writes 25811353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::1024-2047 1 0.00% 100.00% # Reads before turning the bus around for writes 25911353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::25600-26623 1 0.00% 100.00% # Reads before turning the bus around for writes 26011353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::29696-30719 1 0.00% 100.00% # Reads before turning the bus around for writes 26111353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 62276 # Reads before turning the bus around for writes 26211353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 62276 # Writes before turning the bus around for reads 26311353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 19.227134 # Writes before turning the bus around for reads 26411353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 18.463029 # Writes before turning the bus around for reads 26511353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 8.016188 # Writes before turning the bus around for reads 26611353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16-19 49891 80.11% 80.11% # Writes before turning the bus around for reads 26711353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::20-23 5512 8.85% 88.96% # Writes before turning the bus around for reads 26811353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::24-27 3034 4.87% 93.84% # Writes before turning the bus around for reads 26911353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::28-31 1650 2.65% 96.49% # Writes before turning the bus around for reads 27011353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::32-35 463 0.74% 97.23% # Writes before turning the bus around for reads 27111353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::36-39 302 0.48% 97.71% # Writes before turning the bus around for reads 27211353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::40-43 265 0.43% 98.14% # Writes before turning the bus around for reads 27311353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::44-47 82 0.13% 98.27% # Writes before turning the bus around for reads 27411353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::48-51 283 0.45% 98.73% # Writes before turning the bus around for reads 27511353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::52-55 77 0.12% 98.85% # Writes before turning the bus around for reads 27611353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::56-59 32 0.05% 98.90% # Writes before turning the bus around for reads 27711353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::60-63 49 0.08% 98.98% # Writes before turning the bus around for reads 27811353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::64-67 248 0.40% 99.38% # Writes before turning the bus around for reads 27911353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::68-71 39 0.06% 99.44% # Writes before turning the bus around for reads 28011353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::72-75 31 0.05% 99.49% # Writes before turning the bus around for reads 28111353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::76-79 106 0.17% 99.66% # Writes before turning the bus around for reads 28211353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::80-83 143 0.23% 99.89% # Writes before turning the bus around for reads 28311353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::84-87 4 0.01% 99.90% # Writes before turning the bus around for reads 28411353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::88-91 2 0.00% 99.90% # Writes before turning the bus around for reads 28511353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::96-99 1 0.00% 99.90% # Writes before turning the bus around for reads 28611353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::100-103 3 0.00% 99.91% # Writes before turning the bus around for reads 28711353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::104-107 4 0.01% 99.91% # Writes before turning the bus around for reads 28811353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::108-111 3 0.00% 99.92% # Writes before turning the bus around for reads 28911353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::112-115 5 0.01% 99.92% # Writes before turning the bus around for reads 29011353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::116-119 2 0.00% 99.93% # Writes before turning the bus around for reads 29111353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::120-123 1 0.00% 99.93% # Writes before turning the bus around for reads 29211353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::128-131 12 0.02% 99.95% # Writes before turning the bus around for reads 29311353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::132-135 5 0.01% 99.96% # Writes before turning the bus around for reads 29411353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::140-143 5 0.01% 99.96% # Writes before turning the bus around for reads 29511353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::144-147 11 0.02% 99.98% # Writes before turning the bus around for reads 29611336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::156-159 2 0.00% 99.99% # Writes before turning the bus around for reads 29711353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::160-163 1 0.00% 99.99% # Writes before turning the bus around for reads 29811336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::164-167 1 0.00% 99.99% # Writes before turning the bus around for reads 29911353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::176-179 4 0.01% 100.00% # Writes before turning the bus around for reads 30011353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::188-191 1 0.00% 100.00% # Writes before turning the bus around for reads 30111353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::192-195 1 0.00% 100.00% # Writes before turning the bus around for reads 30211353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::240-243 1 0.00% 100.00% # Writes before turning the bus around for reads 30311353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 62276 # Writes before turning the bus around for reads 30411353Sandreas.hansson@arm.comsystem.physmem.totQLat 32552700191 # Total ticks spent queuing 30511353Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 51337556441 # Total ticks spent from burst creation until serviced by the DRAM 30611353Sandreas.hansson@arm.comsystem.physmem.totBusLat 5009295000 # Total ticks spent in databus transfers 30711353Sandreas.hansson@arm.comsystem.physmem.avgQLat 32492.30 # Average queueing delay per DRAM burst 30810515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 30911353Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 51242.30 # Average memory access latency per DRAM burst 31011353Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1.35 # Average DRAM read bandwidth in MiByte/s 31111353Sandreas.hansson@arm.comsystem.physmem.avgWrBW 1.61 # Average achieved write bandwidth in MiByte/s 31211353Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 1.35 # Average system read bandwidth in MiByte/s 31311353Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 1.61 # Average system write bandwidth in MiByte/s 31410515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 31511353Sandreas.hansson@arm.comsystem.physmem.busUtil 0.02 # Data bus utilization in percentage 31611353Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 31710892Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 31811353Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.13 # Average read queue length when enqueuing 31911353Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 23.36 # Average write queue length when enqueuing 32011353Sandreas.hansson@arm.comsystem.physmem.readRowHits 748874 # Number of row buffer hits during reads 32111353Sandreas.hansson@arm.comsystem.physmem.writeRowHits 456536 # Number of row buffer hits during writes 32211353Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 74.75 # Row buffer hit rate for reads 32311353Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 38.13 # Row buffer hit rate for writes 32411353Sandreas.hansson@arm.comsystem.physmem.avgGap 21569622.38 # Average gap between requests 32511353Sandreas.hansson@arm.comsystem.physmem.pageHitRate 54.81 # Row buffer hit rate, read and write combined 32611353Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 3877765920 # Energy for activate commands per rank (pJ) 32711353Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 2115844500 # Energy for precharge commands per rank (pJ) 32811353Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 3856171800 # Energy for read commands per rank (pJ) 32911353Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 3970542240 # Energy for write commands per rank (pJ) 33011353Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 3102216508560 # Energy for refresh commands per rank (pJ) 33111353Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 1199773763640 # Energy for active background per rank (pJ) 33211353Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 27445246701750 # Energy for precharge background per rank (pJ) 33311353Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 31761057298410 # Total energy per rank (pJ) 33411353Sandreas.hansson@arm.comsystem.physmem_0.averagePower 668.708277 # Core power per rank (mW) 33511353Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 45657180846254 # Time in different power states 33611353Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 1586000260000 # Time in different power states 33710628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 33811353Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 252951953746 # Time in different power states 33910628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 34011353Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 3635634240 # Energy for activate commands per rank (pJ) 34111353Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 1983729000 # Energy for precharge commands per rank (pJ) 34211353Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 3958266000 # Energy for read commands per rank (pJ) 34311353Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 3788538480 # Energy for write commands per rank (pJ) 34411353Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 3102216508560 # Energy for refresh commands per rank (pJ) 34511353Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 1194664304160 # Energy for active background per rank (pJ) 34611353Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 27449728675500 # Energy for precharge background per rank (pJ) 34711353Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 31759975655940 # Total energy per rank (pJ) 34811353Sandreas.hansson@arm.comsystem.physmem_1.averagePower 668.685504 # Core power per rank (mW) 34911353Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 45664625089280 # Time in different power states 35011353Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 1586000260000 # Time in different power states 35110628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 35211353Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 245507696970 # Time in different power states 35310628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 35410636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.inst 704 # Number of bytes read from this memory 35510636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 35610636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.inst 576 # Number of bytes read from this memory 35710636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 35810515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 1324 # Number of bytes read from this memory 35910515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 704 # Number of instructions bytes read from this memory 36010515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 576 # Number of instructions bytes read from this memory 36110515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 1280 # Number of instructions bytes read from this memory 36210636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.inst 11 # Number of read requests responded to by this memory 36310636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 36410636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 36510636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 36610515SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 26 # Number of read requests responded to by this memory 36710636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.inst 15 # Total read bandwidth from this memory (bytes/s) 36810636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 36910515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu1.inst 12 # Total read bandwidth from this memory (bytes/s) 37010636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 37110515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 28 # Total read bandwidth from this memory (bytes/s) 37210515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 15 # Instruction read bandwidth from this memory (bytes/s) 37310515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 12 # Instruction read bandwidth from this memory (bytes/s) 37410515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 27 # Instruction read bandwidth from this memory (bytes/s) 37510636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.inst 15 # Total bandwidth to/from this memory (bytes/s) 37610636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 37710515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu1.inst 12 # Total bandwidth to/from this memory (bytes/s) 37810636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 37910515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 28 # Total bandwidth to/from this memory (bytes/s) 38010585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 38110585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 38210585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 38311201Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1671 # Number of full page size DMA writes. 38411201Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6846976 # Number of bytes transfered via DMA writes. 38511201Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1674 # Number of DMA write transactions. 38611353Sandreas.hansson@arm.comsystem.cpu0.branchPred.lookups 138061860 # Number of BP lookups 38711353Sandreas.hansson@arm.comsystem.cpu0.branchPred.condPredicted 98120507 # Number of conditional branches predicted 38811353Sandreas.hansson@arm.comsystem.cpu0.branchPred.condIncorrect 6229967 # Number of conditional branches incorrect 38911353Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBLookups 103103324 # Number of BTB lookups 39011353Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHits 75422199 # Number of BTB hits 39110585Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 39211353Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHitPct 73.152054 # BTB Hit Percentage 39311353Sandreas.hansson@arm.comsystem.cpu0.branchPred.usedRAS 16055942 # Number of times the RAS was used to get a target. 39411353Sandreas.hansson@arm.comsystem.cpu0.branchPred.RASInCorrect 1103312 # Number of incorrect RAS predictions. 39510515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 39610628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 39710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 40010628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 40110628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 40210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 40310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 40510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 40610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 40710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 40810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 40910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 41010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 41110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 41210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 41310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 41510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 41610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 41710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 41810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 42010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 42110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 42210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 42310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 42410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 42511353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walks 287097 # Table walker walks requested 42611353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLong 287097 # Table walker walks initiated with long descriptors 42711353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 9253 # Level at which table walker walks with long descriptors terminate 42811353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 79328 # Level at which table walker walks with long descriptors terminate 42911353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 287097 # Table walker wait (enqueue to first request) latency 43011353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0 287097 100.00% 100.00% # Table walker wait (enqueue to first request) latency 43111353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 287097 # Table walker wait (enqueue to first request) latency 43211353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 88581 # Table walker service (enqueue to completion) latency 43311353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 23354.082704 # Table walker service (enqueue to completion) latency 43411353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 21377.049680 # Table walker service (enqueue to completion) latency 43511353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 19303.806083 # Table walker service (enqueue to completion) latency 43611353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::0-65535 87487 98.76% 98.76% # Table walker service (enqueue to completion) latency 43711353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-131071 212 0.24% 99.00% # Table walker service (enqueue to completion) latency 43811353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-196607 756 0.85% 99.86% # Table walker service (enqueue to completion) latency 43911353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-262143 30 0.03% 99.89% # Table walker service (enqueue to completion) latency 44011353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-327679 31 0.03% 99.93% # Table walker service (enqueue to completion) latency 44111353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-393215 18 0.02% 99.95% # Table walker service (enqueue to completion) latency 44211353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-458751 29 0.03% 99.98% # Table walker service (enqueue to completion) latency 44311336Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::458752-524287 10 0.01% 99.99% # Table walker service (enqueue to completion) latency 44411353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::524288-589823 5 0.01% 100.00% # Table walker service (enqueue to completion) latency 44511353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::589824-655359 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 44611353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::total 88581 # Table walker service (enqueue to completion) latency 44711201Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::samples -909613592 # Table walker pending requests distribution 44811201Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::0 -909613592 100.00% 100.00% # Table walker pending requests distribution 44911201Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::total -909613592 # Table walker pending requests distribution 45011353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 79328 89.55% 89.55% # Table walker page sizes translated 45111353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::2M 9253 10.45% 100.00% # Table walker page sizes translated 45211353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 88581 # Table walker page sizes translated 45311353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 287097 # Table walker requests started/completed, data/inst 45410628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 45511353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 287097 # Table walker requests started/completed, data/inst 45611353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 88581 # Table walker requests started/completed, data/inst 45710628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 45811353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 88581 # Table walker requests started/completed, data/inst 45911353Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 375678 # Table walker requests started/completed, data/inst 46010585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 46110585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 46211353Sandreas.hansson@arm.comsystem.cpu0.dtb.read_hits 87655759 # DTB read hits 46311353Sandreas.hansson@arm.comsystem.cpu0.dtb.read_misses 237615 # DTB read misses 46411353Sandreas.hansson@arm.comsystem.cpu0.dtb.write_hits 78096829 # DTB write hits 46511353Sandreas.hansson@arm.comsystem.cpu0.dtb.write_misses 49482 # DTB write misses 46610585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 46710585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 46811353Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 42183 # Number of times TLB was flushed by MVA & ASID 46911353Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_asid 1063 # Number of times TLB was flushed by ASID 47011353Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_entries 36184 # Number of entries that have been flushed from TLB 47111353Sandreas.hansson@arm.comsystem.cpu0.dtb.align_faults 2196 # Number of TLB faults due to alignment restrictions 47211353Sandreas.hansson@arm.comsystem.cpu0.dtb.prefetch_faults 9698 # Number of TLB faults due to prefetch 47310585Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 47411353Sandreas.hansson@arm.comsystem.cpu0.dtb.perms_faults 11726 # Number of TLB faults due to permissions restrictions 47511353Sandreas.hansson@arm.comsystem.cpu0.dtb.read_accesses 87893374 # DTB read accesses 47611353Sandreas.hansson@arm.comsystem.cpu0.dtb.write_accesses 78146311 # DTB write accesses 47710585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 47811353Sandreas.hansson@arm.comsystem.cpu0.dtb.hits 165752588 # DTB hits 47911353Sandreas.hansson@arm.comsystem.cpu0.dtb.misses 287097 # DTB misses 48011353Sandreas.hansson@arm.comsystem.cpu0.dtb.accesses 166039685 # DTB accesses 48110628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 48210628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 48310628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 48410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 48510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 48610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 48710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 48810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 48910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 49010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 49110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 49210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 49310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 49410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 49510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 49610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 49710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 49810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 49910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 50010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 50110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 50210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 50310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 50410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 50510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 50610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 50710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 50810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 50910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 51011353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walks 66101 # Table walker walks requested 51111353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLong 66101 # Table walker walks initiated with long descriptors 51211353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 650 # Level at which table walker walks with long descriptors terminate 51311353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 56681 # Level at which table walker walks with long descriptors terminate 51411353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 66101 # Table walker wait (enqueue to first request) latency 51511353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::0 66101 100.00% 100.00% # Table walker wait (enqueue to first request) latency 51611353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 66101 # Table walker wait (enqueue to first request) latency 51711353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::samples 57331 # Table walker service (enqueue to completion) latency 51811353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::mean 26460.544906 # Table walker service (enqueue to completion) latency 51911353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 23886.492389 # Table walker service (enqueue to completion) latency 52011353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 21943.926110 # Table walker service (enqueue to completion) latency 52111353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::0-65535 56305 98.21% 98.21% # Table walker service (enqueue to completion) latency 52211353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::65536-131071 11 0.02% 98.23% # Table walker service (enqueue to completion) latency 52311353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::131072-196607 903 1.58% 99.80% # Table walker service (enqueue to completion) latency 52411353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::196608-262143 44 0.08% 99.88% # Table walker service (enqueue to completion) latency 52511353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::262144-327679 42 0.07% 99.95% # Table walker service (enqueue to completion) latency 52611353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-393215 14 0.02% 99.98% # Table walker service (enqueue to completion) latency 52711353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::393216-458751 8 0.01% 99.99% # Table walker service (enqueue to completion) latency 52811353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::458752-524287 3 0.01% 100.00% # Table walker service (enqueue to completion) latency 52911336Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 53011353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::total 57331 # Table walker service (enqueue to completion) latency 53111201Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::samples -910742092 # Table walker pending requests distribution 53211201Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::0 -910742092 100.00% 100.00% # Table walker pending requests distribution 53311201Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::total -910742092 # Table walker pending requests distribution 53411353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 56681 98.87% 98.87% # Table walker page sizes translated 53511353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::2M 650 1.13% 100.00% # Table walker page sizes translated 53611353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 57331 # Table walker page sizes translated 53710628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 53811353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 66101 # Table walker requests started/completed, data/inst 53911353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 66101 # Table walker requests started/completed, data/inst 54010628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 54111353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 57331 # Table walker requests started/completed, data/inst 54211353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 57331 # Table walker requests started/completed, data/inst 54311353Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 123432 # Table walker requests started/completed, data/inst 54411353Sandreas.hansson@arm.comsystem.cpu0.itb.inst_hits 246672238 # ITB inst hits 54511353Sandreas.hansson@arm.comsystem.cpu0.itb.inst_misses 66101 # ITB inst misses 54610585Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 54710585Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 54810585Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 54910585Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 55010585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 55110585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 55211353Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 42183 # Number of times TLB was flushed by MVA & ASID 55311353Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_asid 1063 # Number of times TLB was flushed by ASID 55411353Sandreas.hansson@arm.comsystem.cpu0.itb.flush_entries 25870 # Number of entries that have been flushed from TLB 55510585Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 55610585Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 55710585Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 55811353Sandreas.hansson@arm.comsystem.cpu0.itb.perms_faults 211969 # Number of TLB faults due to permissions restrictions 55910585Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 56010585Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 56111353Sandreas.hansson@arm.comsystem.cpu0.itb.inst_accesses 246738339 # ITB inst accesses 56211353Sandreas.hansson@arm.comsystem.cpu0.itb.hits 246672238 # DTB hits 56311353Sandreas.hansson@arm.comsystem.cpu0.itb.misses 66101 # DTB misses 56411353Sandreas.hansson@arm.comsystem.cpu0.itb.accesses 246738339 # DTB accesses 56511353Sandreas.hansson@arm.comsystem.cpu0.numCycles 1042581150 # number of cpu cycles simulated 56610585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 56710585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 56811353Sandreas.hansson@arm.comsystem.cpu0.committedInsts 455270721 # Number of instructions committed 56911353Sandreas.hansson@arm.comsystem.cpu0.committedOps 534899361 # Number of ops (including micro ops) committed 57011353Sandreas.hansson@arm.comsystem.cpu0.discardedOps 47095692 # Number of ops (including micro ops) which were discarded before commit 57111353Sandreas.hansson@arm.comsystem.cpu0.numFetchSuspends 4288 # Number of times Execute suspended instruction fetching 57211353Sandreas.hansson@arm.comsystem.cpu0.quiesceCycles 93950410811 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 57311353Sandreas.hansson@arm.comsystem.cpu0.cpi 2.290025 # CPI: cycles per instruction 57411353Sandreas.hansson@arm.comsystem.cpu0.ipc 0.436677 # IPC: instructions per cycle 57510585Sandreas.hansson@arm.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 57611353Sandreas.hansson@arm.comsystem.cpu0.kern.inst.quiesce 13221 # number of quiesce instructions executed 57711353Sandreas.hansson@arm.comsystem.cpu0.tickCycles 736979138 # Number of cycles that the object actually ticked 57811353Sandreas.hansson@arm.comsystem.cpu0.idleCycles 305602012 # Total number of cycles that the object has spent stopped 57911353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.replacements 5679788 # number of replacements 58011353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tagsinuse 503.382728 # Cycle average of tags in use 58111353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.total_refs 157129733 # Total number of references to valid blocks. 58211353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.sampled_refs 5680300 # Sample count of references to valid blocks. 58311353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.avg_refs 27.662224 # Average number of references to valid blocks. 58411201Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 7690769000 # Cycle when the warmup percentage was hit. 58511353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 503.382728 # Average occupied blocks per requestor 58611353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.983169 # Average percentage of cache occupancy 58711353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.983169 # Average percentage of cache occupancy 58811336Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 58911353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id 59011353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 439 # Occupied blocks per task id 59111353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 14 # Occupied blocks per task id 59211336Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 59311353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tag_accesses 334387337 # Number of tag accesses 59411353Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.data_accesses 334387337 # Number of data accesses 59511353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 80268736 # number of ReadReq hits 59611353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::total 80268736 # number of ReadReq hits 59711353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 72233903 # number of WriteReq hits 59811353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::total 72233903 # number of WriteReq hits 59911353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 277349 # number of SoftPFReq hits 60011353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::total 277349 # number of SoftPFReq hits 60111353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_hits::cpu0.data 251788 # number of WriteLineReq hits 60211353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_hits::total 251788 # number of WriteLineReq hits 60311353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1785654 # number of LoadLockedReq hits 60411353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1785654 # number of LoadLockedReq hits 60511353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1744754 # number of StoreCondReq hits 60611353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 1744754 # number of StoreCondReq hits 60711353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 152502639 # number of demand (read+write) hits 60811353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::total 152502639 # number of demand (read+write) hits 60911353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 152779988 # number of overall hits 61011353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::total 152779988 # number of overall hits 61111353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 3412741 # number of ReadReq misses 61211353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::total 3412741 # number of ReadReq misses 61311353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 2489296 # number of WriteReq misses 61411353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::total 2489296 # number of WriteReq misses 61511353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 686937 # number of SoftPFReq misses 61611353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::total 686937 # number of SoftPFReq misses 61711353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_misses::cpu0.data 801634 # number of WriteLineReq misses 61811353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_misses::total 801634 # number of WriteLineReq misses 61911353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 154902 # number of LoadLockedReq misses 62011353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 154902 # number of LoadLockedReq misses 62111353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 194385 # number of StoreCondReq misses 62211353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 194385 # number of StoreCondReq misses 62311353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 5902037 # number of demand (read+write) misses 62411353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::total 5902037 # number of demand (read+write) misses 62511353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 6588974 # number of overall misses 62611353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::total 6588974 # number of overall misses 62711353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 58848858500 # number of ReadReq miss cycles 62811353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 58848858500 # number of ReadReq miss cycles 62911353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 63605542500 # number of WriteReq miss cycles 63011353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 63605542500 # number of WriteReq miss cycles 63111353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data 48599001500 # number of WriteLineReq miss cycles 63211353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::total 48599001500 # number of WriteLineReq miss cycles 63311353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2502004000 # number of LoadLockedReq miss cycles 63411353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 2502004000 # number of LoadLockedReq miss cycles 63511353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 5451875000 # number of StoreCondReq miss cycles 63611353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 5451875000 # number of StoreCondReq miss cycles 63711353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 6380500 # number of StoreCondFailReq miss cycles 63811353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 6380500 # number of StoreCondFailReq miss cycles 63911353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 122454401000 # number of demand (read+write) miss cycles 64011353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::total 122454401000 # number of demand (read+write) miss cycles 64111353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 122454401000 # number of overall miss cycles 64211353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::total 122454401000 # number of overall miss cycles 64311353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 83681477 # number of ReadReq accesses(hits+misses) 64411353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 83681477 # number of ReadReq accesses(hits+misses) 64511353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 74723199 # number of WriteReq accesses(hits+misses) 64611353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 74723199 # number of WriteReq accesses(hits+misses) 64711353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 964286 # number of SoftPFReq accesses(hits+misses) 64811353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::total 964286 # number of SoftPFReq accesses(hits+misses) 64911353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::cpu0.data 1053422 # number of WriteLineReq accesses(hits+misses) 65011353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::total 1053422 # number of WriteLineReq accesses(hits+misses) 65111353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1940556 # number of LoadLockedReq accesses(hits+misses) 65211353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 1940556 # number of LoadLockedReq accesses(hits+misses) 65311353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1939139 # number of StoreCondReq accesses(hits+misses) 65411353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 1939139 # number of StoreCondReq accesses(hits+misses) 65511353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 158404676 # number of demand (read+write) accesses 65611353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::total 158404676 # number of demand (read+write) accesses 65711353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 159368962 # number of overall (read+write) accesses 65811353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::total 159368962 # number of overall (read+write) accesses 65911353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.040783 # miss rate for ReadReq accesses 66011353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.040783 # miss rate for ReadReq accesses 66111353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.033314 # miss rate for WriteReq accesses 66211353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.033314 # miss rate for WriteReq accesses 66311353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.712379 # miss rate for SoftPFReq accesses 66411353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.712379 # miss rate for SoftPFReq accesses 66511353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.760981 # miss rate for WriteLineReq accesses 66611353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::total 0.760981 # miss rate for WriteLineReq accesses 66711353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.079824 # miss rate for LoadLockedReq accesses 66811353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.079824 # miss rate for LoadLockedReq accesses 66911353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.100243 # miss rate for StoreCondReq accesses 67011353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.100243 # miss rate for StoreCondReq accesses 67111353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.037259 # miss rate for demand accesses 67211353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.037259 # miss rate for demand accesses 67311353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.041344 # miss rate for overall accesses 67411353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.041344 # miss rate for overall accesses 67511353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17243.868931 # average ReadReq miss latency 67611353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 17243.868931 # average ReadReq miss latency 67711353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 25551.618811 # average WriteReq miss latency 67811353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 25551.618811 # average WriteReq miss latency 67911353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 60624.925465 # average WriteLineReq miss latency 68011353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::total 60624.925465 # average WriteLineReq miss latency 68111353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16152.173632 # average LoadLockedReq miss latency 68211353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16152.173632 # average LoadLockedReq miss latency 68311353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 28046.788590 # average StoreCondReq miss latency 68411353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28046.788590 # average StoreCondReq miss latency 68510636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 68610585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 68711353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 20747.819948 # average overall miss latency 68811353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 20747.819948 # average overall miss latency 68911353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18584.744909 # average overall miss latency 69011353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 18584.744909 # average overall miss latency 69110585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 69210585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 69310585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 69410585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 69510585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 69610585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 69710585Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 69810585Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 69911353Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::writebacks 5679821 # number of writebacks 70011353Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::total 5679821 # number of writebacks 70111353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 423726 # number of ReadReq MSHR hits 70211353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 423726 # number of ReadReq MSHR hits 70311353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1038452 # number of WriteReq MSHR hits 70411353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 1038452 # number of WriteReq MSHR hits 70511353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data 85 # number of WriteLineReq MSHR hits 70611353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::total 85 # number of WriteLineReq MSHR hits 70711353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 41327 # number of LoadLockedReq MSHR hits 70811353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 41327 # number of LoadLockedReq MSHR hits 70911353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 43 # number of StoreCondReq MSHR hits 71011353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::total 43 # number of StoreCondReq MSHR hits 71111353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 1462178 # number of demand (read+write) MSHR hits 71211353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 1462178 # number of demand (read+write) MSHR hits 71311353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 1462178 # number of overall MSHR hits 71411353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 1462178 # number of overall MSHR hits 71511353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2989015 # number of ReadReq MSHR misses 71611353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 2989015 # number of ReadReq MSHR misses 71711353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1450844 # number of WriteReq MSHR misses 71811353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1450844 # number of WriteReq MSHR misses 71911353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 685285 # number of SoftPFReq MSHR misses 72011353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::total 685285 # number of SoftPFReq MSHR misses 72111353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data 801549 # number of WriteLineReq MSHR misses 72211353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::total 801549 # number of WriteLineReq MSHR misses 72311353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 113575 # number of LoadLockedReq MSHR misses 72411353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 113575 # number of LoadLockedReq MSHR misses 72511353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 194342 # number of StoreCondReq MSHR misses 72611353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 194342 # number of StoreCondReq MSHR misses 72711353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 4439859 # number of demand (read+write) MSHR misses 72811353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 4439859 # number of demand (read+write) MSHR misses 72911353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 5125144 # number of overall MSHR misses 73011353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 5125144 # number of overall MSHR misses 73111353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 32143 # number of ReadReq MSHR uncacheable 73211353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 32143 # number of ReadReq MSHR uncacheable 73311353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 31553 # number of WriteReq MSHR uncacheable 73411353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 31553 # number of WriteReq MSHR uncacheable 73511353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 63696 # number of overall MSHR uncacheable misses 73611353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 63696 # number of overall MSHR uncacheable misses 73711353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 46000579500 # number of ReadReq MSHR miss cycles 73811353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 46000579500 # number of ReadReq MSHR miss cycles 73911353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 36719986000 # number of WriteReq MSHR miss cycles 74011353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 36719986000 # number of WriteReq MSHR miss cycles 74111353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 17989395000 # number of SoftPFReq MSHR miss cycles 74211353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 17989395000 # number of SoftPFReq MSHR miss cycles 74311353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data 47789065000 # number of WriteLineReq MSHR miss cycles 74411353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 47789065000 # number of WriteLineReq MSHR miss cycles 74511353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1631247500 # number of LoadLockedReq MSHR miss cycles 74611353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1631247500 # number of LoadLockedReq MSHR miss cycles 74711353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 5254690500 # number of StoreCondReq MSHR miss cycles 74811353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 5254690500 # number of StoreCondReq MSHR miss cycles 74911353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 6005000 # number of StoreCondFailReq MSHR miss cycles 75011353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 6005000 # number of StoreCondFailReq MSHR miss cycles 75111353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 82720565500 # number of demand (read+write) MSHR miss cycles 75211353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 82720565500 # number of demand (read+write) MSHR miss cycles 75311353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 100709960500 # number of overall MSHR miss cycles 75411353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 100709960500 # number of overall MSHR miss cycles 75511353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 6124425500 # number of ReadReq MSHR uncacheable cycles 75611353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 6124425500 # number of ReadReq MSHR uncacheable cycles 75711353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5931269500 # number of WriteReq MSHR uncacheable cycles 75811353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5931269500 # number of WriteReq MSHR uncacheable cycles 75911353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 12055695000 # number of overall MSHR uncacheable cycles 76011353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 12055695000 # number of overall MSHR uncacheable cycles 76111353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.035719 # mshr miss rate for ReadReq accesses 76211353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.035719 # mshr miss rate for ReadReq accesses 76311353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.019416 # mshr miss rate for WriteReq accesses 76411353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.019416 # mshr miss rate for WriteReq accesses 76511353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.710666 # mshr miss rate for SoftPFReq accesses 76611353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.710666 # mshr miss rate for SoftPFReq accesses 76711353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data 0.760900 # mshr miss rate for WriteLineReq accesses 76811353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.760900 # mshr miss rate for WriteLineReq accesses 76911353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.058527 # mshr miss rate for LoadLockedReq accesses 77011353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.058527 # mshr miss rate for LoadLockedReq accesses 77111353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.100221 # mshr miss rate for StoreCondReq accesses 77211353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.100221 # mshr miss rate for StoreCondReq accesses 77311353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028029 # mshr miss rate for demand accesses 77411353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.028029 # mshr miss rate for demand accesses 77511353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.032159 # mshr miss rate for overall accesses 77611353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.032159 # mshr miss rate for overall accesses 77711353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15389.879107 # average ReadReq mshr miss latency 77811353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15389.879107 # average ReadReq mshr miss latency 77911353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 25309.396462 # average WriteReq mshr miss latency 78011353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25309.396462 # average WriteReq mshr miss latency 78111353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 26250.968575 # average SoftPFReq mshr miss latency 78211353Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 26250.968575 # average SoftPFReq mshr miss latency 78311353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 59620.890301 # average WriteLineReq mshr miss latency 78411353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 59620.890301 # average WriteLineReq mshr miss latency 78511353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14362.733876 # average LoadLockedReq mshr miss latency 78611353Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14362.733876 # average LoadLockedReq mshr miss latency 78711353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 27038.367929 # average StoreCondReq mshr miss latency 78811353Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27038.367929 # average StoreCondReq mshr miss latency 78910636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 79010585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 79111353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18631.349667 # average overall mshr miss latency 79211353Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 18631.349667 # average overall mshr miss latency 79311353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19650.171878 # average overall mshr miss latency 79411353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 19650.171878 # average overall mshr miss latency 79511353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 190536.835392 # average ReadReq mshr uncacheable latency 79611353Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190536.835392 # average ReadReq mshr uncacheable latency 79711353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 187977.989415 # average WriteReq mshr uncacheable latency 79811353Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 187977.989415 # average WriteReq mshr uncacheable latency 79911353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 189269.263376 # average overall mshr uncacheable latency 80011353Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 189269.263376 # average overall mshr uncacheable latency 80110585Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 80211353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.replacements 9549530 # number of replacements 80311353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tagsinuse 511.897064 # Cycle average of tags in use 80411353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.total_refs 236903550 # Total number of references to valid blocks. 80511353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.sampled_refs 9550042 # Sample count of references to valid blocks. 80611353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.avg_refs 24.806545 # Average number of references to valid blocks. 80711353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.warmup_cycle 33055106000 # Cycle when the warmup percentage was hit. 80811353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.897064 # Average occupied blocks per requestor 80911353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999799 # Average percentage of cache occupancy 81011353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999799 # Average percentage of cache occupancy 81110585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 81211353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 95 # Occupied blocks per task id 81311353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 311 # Occupied blocks per task id 81411353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 106 # Occupied blocks per task id 81510585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 81611353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tag_accesses 502457255 # Number of tag accesses 81711353Sandreas.hansson@arm.comsystem.cpu0.icache.tags.data_accesses 502457255 # Number of data accesses 81811353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 236903550 # number of ReadReq hits 81911353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::total 236903550 # number of ReadReq hits 82011353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 236903550 # number of demand (read+write) hits 82111353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::total 236903550 # number of demand (read+write) hits 82211353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 236903550 # number of overall hits 82311353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::total 236903550 # number of overall hits 82411353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 9550052 # number of ReadReq misses 82511353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::total 9550052 # number of ReadReq misses 82611353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 9550052 # number of demand (read+write) misses 82711353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::total 9550052 # number of demand (read+write) misses 82811353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 9550052 # number of overall misses 82911353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::total 9550052 # number of overall misses 83011353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 101421985500 # number of ReadReq miss cycles 83111353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 101421985500 # number of ReadReq miss cycles 83211353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 101421985500 # number of demand (read+write) miss cycles 83311353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::total 101421985500 # number of demand (read+write) miss cycles 83411353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 101421985500 # number of overall miss cycles 83511353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::total 101421985500 # number of overall miss cycles 83611353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 246453602 # number of ReadReq accesses(hits+misses) 83711353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::total 246453602 # number of ReadReq accesses(hits+misses) 83811353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 246453602 # number of demand (read+write) accesses 83911353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::total 246453602 # number of demand (read+write) accesses 84011353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 246453602 # number of overall (read+write) accesses 84111353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::total 246453602 # number of overall (read+write) accesses 84211353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.038750 # miss rate for ReadReq accesses 84311353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.038750 # miss rate for ReadReq accesses 84411353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.038750 # miss rate for demand accesses 84511353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.038750 # miss rate for demand accesses 84611353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.038750 # miss rate for overall accesses 84711353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.038750 # miss rate for overall accesses 84811353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10620.045367 # average ReadReq miss latency 84911353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 10620.045367 # average ReadReq miss latency 85011353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10620.045367 # average overall miss latency 85111353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 10620.045367 # average overall miss latency 85211353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10620.045367 # average overall miss latency 85311353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 10620.045367 # average overall miss latency 85410585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 85510585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 85610585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 85710585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 85810585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 85910585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 86010585Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 86110585Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 86211353Sandreas.hansson@arm.comsystem.cpu0.icache.writebacks::writebacks 9549530 # number of writebacks 86311353Sandreas.hansson@arm.comsystem.cpu0.icache.writebacks::total 9549530 # number of writebacks 86411353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 9550052 # number of ReadReq MSHR misses 86511353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 9550052 # number of ReadReq MSHR misses 86611353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 9550052 # number of demand (read+write) MSHR misses 86711353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::total 9550052 # number of demand (read+write) MSHR misses 86811353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 9550052 # number of overall MSHR misses 86911353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::total 9550052 # number of overall MSHR misses 87011138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 52309 # number of ReadReq MSHR uncacheable 87111138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 52309 # number of ReadReq MSHR uncacheable 87211138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 52309 # number of overall MSHR uncacheable misses 87311138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 52309 # number of overall MSHR uncacheable misses 87411353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 96646960000 # number of ReadReq MSHR miss cycles 87511353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 96646960000 # number of ReadReq MSHR miss cycles 87611353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 96646960000 # number of demand (read+write) MSHR miss cycles 87711353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 96646960000 # number of demand (read+write) MSHR miss cycles 87811353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 96646960000 # number of overall MSHR miss cycles 87911353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 96646960000 # number of overall MSHR miss cycles 88011201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7414627000 # number of ReadReq MSHR uncacheable cycles 88111201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7414627000 # number of ReadReq MSHR uncacheable cycles 88211201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7414627000 # number of overall MSHR uncacheable cycles 88311201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 7414627000 # number of overall MSHR uncacheable cycles 88411353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.038750 # mshr miss rate for ReadReq accesses 88511353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.038750 # mshr miss rate for ReadReq accesses 88611353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.038750 # mshr miss rate for demand accesses 88711353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.038750 # mshr miss rate for demand accesses 88811353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.038750 # mshr miss rate for overall accesses 88911353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.038750 # mshr miss rate for overall accesses 89011353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10120.045420 # average ReadReq mshr miss latency 89111353Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10120.045420 # average ReadReq mshr miss latency 89211353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10120.045420 # average overall mshr miss latency 89311353Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 10120.045420 # average overall mshr miss latency 89411353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10120.045420 # average overall mshr miss latency 89511353Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 10120.045420 # average overall mshr miss latency 89611201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 141746.678392 # average ReadReq mshr uncacheable latency 89711201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 141746.678392 # average ReadReq mshr uncacheable latency 89811201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 141746.678392 # average overall mshr uncacheable latency 89911201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 141746.678392 # average overall mshr uncacheable latency 90010585Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 90111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 7772165 # number of hwpf issued 90211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 7773534 # number of prefetch candidates identified 90311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 1208 # number of redundant prefetches already in prefetch queue 90410628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 90510628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 90611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 991570 # number of prefetches not generated due to page crossing 90711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.replacements 2865211 # number of replacements 90811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tagsinuse 16182.470551 # Cycle average of tags in use 90911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.total_refs 23591597 # Total number of references to valid blocks. 91011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.sampled_refs 2881428 # Sample count of references to valid blocks. 91111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.avg_refs 8.187467 # Average number of references to valid blocks. 91211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 8707838500 # Cycle when the warmup percentage was hit. 91311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 15283.265421 # Average occupied blocks per requestor 91411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 60.779936 # Average occupied blocks per requestor 91511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 54.474522 # Average occupied blocks per requestor 91611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 783.950672 # Average occupied blocks per requestor 91711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.932816 # Average percentage of cache occupancy 91811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.003710 # Average percentage of cache occupancy 91911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.003325 # Average percentage of cache occupancy 92011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.047849 # Average percentage of cache occupancy 92111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.987700 # Average percentage of cache occupancy 92211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 1265 # Occupied blocks per task id 92311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 55 # Occupied blocks per task id 92411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 14897 # Occupied blocks per task id 92511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 23 # Occupied blocks per task id 92611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 535 # Occupied blocks per task id 92711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 649 # Occupied blocks per task id 92811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 58 # Occupied blocks per task id 92911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 9 # Occupied blocks per task id 93011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 45 # Occupied blocks per task id 93111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 1 # Occupied blocks per task id 93211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id 93311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 1135 # Occupied blocks per task id 93411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5291 # Occupied blocks per task id 93511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7937 # Occupied blocks per task id 93611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 458 # Occupied blocks per task id 93711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.077209 # Percentage of cache occupancy per task id 93811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.003357 # Percentage of cache occupancy per task id 93911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.909241 # Percentage of cache occupancy per task id 94011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tag_accesses 513878817 # Number of tag accesses 94111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.data_accesses 513878817 # Number of data accesses 94211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 534301 # number of ReadReq hits 94311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 171000 # number of ReadReq hits 94411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 705301 # number of ReadReq hits 94511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::writebacks 3781367 # number of WritebackDirty hits 94611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::total 3781367 # number of WritebackDirty hits 94711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_hits::writebacks 11445215 # number of WritebackClean hits 94811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_hits::total 11445215 # number of WritebackClean hits 94911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 428 # number of UpgradeReq hits 95011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 428 # number of UpgradeReq hits 95111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 897370 # number of ReadExReq hits 95211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 897370 # number of ReadExReq hits 95311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 8796749 # number of ReadCleanReq hits 95411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::total 8796749 # number of ReadCleanReq hits 95511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 2760570 # number of ReadSharedReq hits 95611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::total 2760570 # number of ReadSharedReq hits 95711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::cpu0.data 203097 # number of InvalidateReq hits 95811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::total 203097 # number of InvalidateReq hits 95911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 534301 # number of demand (read+write) hits 96011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 171000 # number of demand (read+write) hits 96111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 8796749 # number of demand (read+write) hits 96211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 3657940 # number of demand (read+write) hits 96311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::total 13159990 # number of demand (read+write) hits 96411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 534301 # number of overall hits 96511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 171000 # number of overall hits 96611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 8796749 # number of overall hits 96711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 3657940 # number of overall hits 96811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::total 13159990 # number of overall hits 96911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 12394 # number of ReadReq misses 97011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 8896 # number of ReadReq misses 97111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 21290 # number of ReadReq misses 97211336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_misses::writebacks 2 # number of WritebackDirty misses 97311336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_misses::total 2 # number of WritebackDirty misses 97411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_misses::writebacks 1 # number of WritebackClean misses 97511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_misses::total 1 # number of WritebackClean misses 97611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 263050 # number of UpgradeReq misses 97711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 263050 # number of UpgradeReq misses 97811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 194335 # number of SCUpgradeReq misses 97911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 194335 # number of SCUpgradeReq misses 98011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 7 # number of SCUpgradeFailReq misses 98111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 7 # number of SCUpgradeFailReq misses 98211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 298989 # number of ReadExReq misses 98311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 298989 # number of ReadExReq misses 98411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 753302 # number of ReadCleanReq misses 98511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::total 753302 # number of ReadCleanReq misses 98611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 1026998 # number of ReadSharedReq misses 98711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::total 1026998 # number of ReadSharedReq misses 98811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::cpu0.data 596103 # number of InvalidateReq misses 98911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::total 596103 # number of InvalidateReq misses 99011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 12394 # number of demand (read+write) misses 99111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 8896 # number of demand (read+write) misses 99211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 753302 # number of demand (read+write) misses 99311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1325987 # number of demand (read+write) misses 99411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::total 2100579 # number of demand (read+write) misses 99511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 12394 # number of overall misses 99611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 8896 # number of overall misses 99711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 753302 # number of overall misses 99811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1325987 # number of overall misses 99911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::total 2100579 # number of overall misses 100011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 543058500 # number of ReadReq miss cycles 100111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 406297500 # number of ReadReq miss cycles 100211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 949356000 # number of ReadReq miss cycles 100311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 3394715000 # number of UpgradeReq miss cycles 100411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 3394715000 # number of UpgradeReq miss cycles 100511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 1886445500 # number of SCUpgradeReq miss cycles 100611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 1886445500 # number of SCUpgradeReq miss cycles 100711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 5898999 # number of SCUpgradeFailReq miss cycles 100811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 5898999 # number of SCUpgradeFailReq miss cycles 100911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 19173654497 # number of ReadExReq miss cycles 101011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 19173654497 # number of ReadExReq miss cycles 101111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 29218782500 # number of ReadCleanReq miss cycles 101211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::total 29218782500 # number of ReadCleanReq miss cycles 101311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 41703375488 # number of ReadSharedReq miss cycles 101411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::total 41703375488 # number of ReadSharedReq miss cycles 101511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data 451954500 # number of InvalidateReq miss cycles 101611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::total 451954500 # number of InvalidateReq miss cycles 101711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 543058500 # number of demand (read+write) miss cycles 101811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 406297500 # number of demand (read+write) miss cycles 101911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 29218782500 # number of demand (read+write) miss cycles 102011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 60877029985 # number of demand (read+write) miss cycles 102111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::total 91045168485 # number of demand (read+write) miss cycles 102211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 543058500 # number of overall miss cycles 102311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 406297500 # number of overall miss cycles 102411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 29218782500 # number of overall miss cycles 102511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 60877029985 # number of overall miss cycles 102611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::total 91045168485 # number of overall miss cycles 102711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 546695 # number of ReadReq accesses(hits+misses) 102811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 179896 # number of ReadReq accesses(hits+misses) 102911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 726591 # number of ReadReq accesses(hits+misses) 103011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::writebacks 3781369 # number of WritebackDirty accesses(hits+misses) 103111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::total 3781369 # number of WritebackDirty accesses(hits+misses) 103211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::writebacks 11445216 # number of WritebackClean accesses(hits+misses) 103311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::total 11445216 # number of WritebackClean accesses(hits+misses) 103411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 263478 # number of UpgradeReq accesses(hits+misses) 103511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 263478 # number of UpgradeReq accesses(hits+misses) 103611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 194335 # number of SCUpgradeReq accesses(hits+misses) 103711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 194335 # number of SCUpgradeReq accesses(hits+misses) 103811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 7 # number of SCUpgradeFailReq accesses(hits+misses) 103911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 7 # number of SCUpgradeFailReq accesses(hits+misses) 104011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1196359 # number of ReadExReq accesses(hits+misses) 104111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1196359 # number of ReadExReq accesses(hits+misses) 104211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 9550051 # number of ReadCleanReq accesses(hits+misses) 104311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::total 9550051 # number of ReadCleanReq accesses(hits+misses) 104411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 3787568 # number of ReadSharedReq accesses(hits+misses) 104511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::total 3787568 # number of ReadSharedReq accesses(hits+misses) 104611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::cpu0.data 799200 # number of InvalidateReq accesses(hits+misses) 104711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::total 799200 # number of InvalidateReq accesses(hits+misses) 104811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 546695 # number of demand (read+write) accesses 104911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 179896 # number of demand (read+write) accesses 105011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 9550051 # number of demand (read+write) accesses 105111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 4983927 # number of demand (read+write) accesses 105211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::total 15260569 # number of demand (read+write) accesses 105311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 546695 # number of overall (read+write) accesses 105411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 179896 # number of overall (read+write) accesses 105511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 9550051 # number of overall (read+write) accesses 105611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 4983927 # number of overall (read+write) accesses 105711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::total 15260569 # number of overall (read+write) accesses 105811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.022671 # miss rate for ReadReq accesses 105911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.049451 # miss rate for ReadReq accesses 106011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.029301 # miss rate for ReadReq accesses 106111336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_miss_rate::writebacks 0.000001 # miss rate for WritebackDirty accesses 106211336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_miss_rate::total 0.000001 # miss rate for WritebackDirty accesses 106311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_miss_rate::writebacks 0.000000 # miss rate for WritebackClean accesses 106411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_miss_rate::total 0.000000 # miss rate for WritebackClean accesses 106511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.998376 # miss rate for UpgradeReq accesses 106611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.998376 # miss rate for UpgradeReq accesses 106711201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses 106811201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 106910636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 107010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 107111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.249916 # miss rate for ReadExReq accesses 107211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.249916 # miss rate for ReadExReq accesses 107311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.078879 # miss rate for ReadCleanReq accesses 107411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.078879 # miss rate for ReadCleanReq accesses 107511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.271150 # miss rate for ReadSharedReq accesses 107611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.271150 # miss rate for ReadSharedReq accesses 107711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data 0.745875 # miss rate for InvalidateReq accesses 107811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::total 0.745875 # miss rate for InvalidateReq accesses 107911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.022671 # miss rate for demand accesses 108011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.049451 # miss rate for demand accesses 108111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.078879 # miss rate for demand accesses 108211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.266053 # miss rate for demand accesses 108311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.137647 # miss rate for demand accesses 108411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.022671 # miss rate for overall accesses 108511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.049451 # miss rate for overall accesses 108611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.078879 # miss rate for overall accesses 108711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.266053 # miss rate for overall accesses 108811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.137647 # miss rate for overall accesses 108911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 43816.241730 # average ReadReq miss latency 109011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 45671.931205 # average ReadReq miss latency 109111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 44591.639267 # average ReadReq miss latency 109211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 12905.208135 # average UpgradeReq miss latency 109311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 12905.208135 # average UpgradeReq miss latency 109411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 9707.183472 # average SCUpgradeReq miss latency 109511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 9707.183472 # average SCUpgradeReq miss latency 109611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 842714.142857 # average SCUpgradeFailReq miss latency 109711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 842714.142857 # average SCUpgradeFailReq miss latency 109811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 64128.294007 # average ReadExReq miss latency 109911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 64128.294007 # average ReadExReq miss latency 110011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 38787.607759 # average ReadCleanReq miss latency 110111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 38787.607759 # average ReadCleanReq miss latency 110211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 40607.065922 # average ReadSharedReq miss latency 110311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 40607.065922 # average ReadSharedReq miss latency 110411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data 758.181891 # average InvalidateReq miss latency 110511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::total 758.181891 # average InvalidateReq miss latency 110611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 43816.241730 # average overall miss latency 110711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 45671.931205 # average overall miss latency 110811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 38787.607759 # average overall miss latency 110911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 45910.729129 # average overall miss latency 111011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 43342.891881 # average overall miss latency 111111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 43816.241730 # average overall miss latency 111211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 45671.931205 # average overall miss latency 111311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 38787.607759 # average overall miss latency 111411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 45910.729129 # average overall miss latency 111511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 43342.891881 # average overall miss latency 111611336Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 111710585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 111811336Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 111910585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 112011336Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 112110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 112210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 112310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 112411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::writebacks 1676207 # number of writebacks 112511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::total 1676207 # number of writebacks 112611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 2 # number of ReadReq MSHR hits 112711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits 112811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 9778 # number of ReadExReq MSHR hits 112911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 9778 # number of ReadExReq MSHR hits 113011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 9 # number of ReadCleanReq MSHR hits 113111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::total 9 # number of ReadCleanReq MSHR hits 113211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 1426 # number of ReadSharedReq MSHR hits 113311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::total 1426 # number of ReadSharedReq MSHR hits 113411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_hits::cpu0.data 3 # number of InvalidateReq MSHR hits 113511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_hits::total 3 # number of InvalidateReq MSHR hits 113611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 2 # number of demand (read+write) MSHR hits 113711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 9 # number of demand (read+write) MSHR hits 113811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 11204 # number of demand (read+write) MSHR hits 113911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::total 11215 # number of demand (read+write) MSHR hits 114011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 2 # number of overall MSHR hits 114111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 9 # number of overall MSHR hits 114211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 11204 # number of overall MSHR hits 114311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::total 11215 # number of overall MSHR hits 114411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 12394 # number of ReadReq MSHR misses 114511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 8894 # number of ReadReq MSHR misses 114611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 21288 # number of ReadReq MSHR misses 114711336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_mshr_misses::writebacks 2 # number of WritebackDirty MSHR misses 114811336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_mshr_misses::total 2 # number of WritebackDirty MSHR misses 114911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_mshr_misses::writebacks 1 # number of WritebackClean MSHR misses 115011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_mshr_misses::total 1 # number of WritebackClean MSHR misses 115111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 800672 # number of HardPFReq MSHR misses 115211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 800672 # number of HardPFReq MSHR misses 115311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 263050 # number of UpgradeReq MSHR misses 115411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 263050 # number of UpgradeReq MSHR misses 115511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 194335 # number of SCUpgradeReq MSHR misses 115611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 194335 # number of SCUpgradeReq MSHR misses 115711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 7 # number of SCUpgradeFailReq MSHR misses 115811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 7 # number of SCUpgradeFailReq MSHR misses 115911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 289211 # number of ReadExReq MSHR misses 116011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 289211 # number of ReadExReq MSHR misses 116111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 753293 # number of ReadCleanReq MSHR misses 116211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::total 753293 # number of ReadCleanReq MSHR misses 116311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 1025572 # number of ReadSharedReq MSHR misses 116411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::total 1025572 # number of ReadSharedReq MSHR misses 116511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data 596100 # number of InvalidateReq MSHR misses 116611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::total 596100 # number of InvalidateReq MSHR misses 116711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 12394 # number of demand (read+write) MSHR misses 116811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 8894 # number of demand (read+write) MSHR misses 116911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 753293 # number of demand (read+write) MSHR misses 117011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1314783 # number of demand (read+write) MSHR misses 117111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::total 2089364 # number of demand (read+write) MSHR misses 117211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 12394 # number of overall MSHR misses 117311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 8894 # number of overall MSHR misses 117411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 753293 # number of overall MSHR misses 117511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1314783 # number of overall MSHR misses 117611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 800672 # number of overall MSHR misses 117711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::total 2890036 # number of overall MSHR misses 117811138Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 52309 # number of ReadReq MSHR uncacheable 117911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 32143 # number of ReadReq MSHR uncacheable 118011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 84452 # number of ReadReq MSHR uncacheable 118111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 31553 # number of WriteReq MSHR uncacheable 118211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 31553 # number of WriteReq MSHR uncacheable 118311138Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 52309 # number of overall MSHR uncacheable misses 118411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 63696 # number of overall MSHR uncacheable misses 118511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 116005 # number of overall MSHR uncacheable misses 118611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 468694500 # number of ReadReq MSHR miss cycles 118711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 352893500 # number of ReadReq MSHR miss cycles 118811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 821588000 # number of ReadReq MSHR miss cycles 118911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 47791541037 # number of HardPFReq MSHR miss cycles 119011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 47791541037 # number of HardPFReq MSHR miss cycles 119111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 7826601497 # number of UpgradeReq MSHR miss cycles 119211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 7826601497 # number of UpgradeReq MSHR miss cycles 119311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 3792362000 # number of SCUpgradeReq MSHR miss cycles 119411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 3792362000 # number of SCUpgradeReq MSHR miss cycles 119511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 5478999 # number of SCUpgradeFailReq MSHR miss cycles 119611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 5478999 # number of SCUpgradeFailReq MSHR miss cycles 119711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 16008058497 # number of ReadExReq MSHR miss cycles 119811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 16008058497 # number of ReadExReq MSHR miss cycles 119911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 24698519500 # number of ReadCleanReq MSHR miss cycles 120011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 24698519500 # number of ReadCleanReq MSHR miss cycles 120111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 35410416988 # number of ReadSharedReq MSHR miss cycles 120211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 35410416988 # number of ReadSharedReq MSHR miss cycles 120311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data 41536789000 # number of InvalidateReq MSHR miss cycles 120411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total 41536789000 # number of InvalidateReq MSHR miss cycles 120511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 468694500 # number of demand (read+write) MSHR miss cycles 120611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 352893500 # number of demand (read+write) MSHR miss cycles 120711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 24698519500 # number of demand (read+write) MSHR miss cycles 120811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 51418475485 # number of demand (read+write) MSHR miss cycles 120911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 76938582985 # number of demand (read+write) MSHR miss cycles 121011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 468694500 # number of overall MSHR miss cycles 121111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 352893500 # number of overall MSHR miss cycles 121211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 24698519500 # number of overall MSHR miss cycles 121311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 51418475485 # number of overall MSHR miss cycles 121411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 47791541037 # number of overall MSHR miss cycles 121511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 124730124022 # number of overall MSHR miss cycles 121611201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 6996155000 # number of ReadReq MSHR uncacheable cycles 121711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5867073000 # number of ReadReq MSHR uncacheable cycles 121811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 12863228000 # number of ReadReq MSHR uncacheable cycles 121911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5694540000 # number of WriteReq MSHR uncacheable cycles 122011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5694540000 # number of WriteReq MSHR uncacheable cycles 122111201Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 6996155000 # number of overall MSHR uncacheable cycles 122211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 11561613000 # number of overall MSHR uncacheable cycles 122311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 18557768000 # number of overall MSHR uncacheable cycles 122411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.022671 # mshr miss rate for ReadReq accesses 122511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.049440 # mshr miss rate for ReadReq accesses 122611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.029298 # mshr miss rate for ReadReq accesses 122711336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_mshr_miss_rate::writebacks 0.000001 # mshr miss rate for WritebackDirty accesses 122811336Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackDirty_mshr_miss_rate::total 0.000001 # mshr miss rate for WritebackDirty accesses 122911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_mshr_miss_rate::writebacks 0.000000 # mshr miss rate for WritebackClean accesses 123011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WritebackClean_mshr_miss_rate::total 0.000000 # mshr miss rate for WritebackClean accesses 123110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 123210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 123311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.998376 # mshr miss rate for UpgradeReq accesses 123411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.998376 # mshr miss rate for UpgradeReq accesses 123511201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeReq accesses 123611201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 123710636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 123810585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 123911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.241743 # mshr miss rate for ReadExReq accesses 124011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.241743 # mshr miss rate for ReadExReq accesses 124111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.078878 # mshr miss rate for ReadCleanReq accesses 124211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.078878 # mshr miss rate for ReadCleanReq accesses 124311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.270773 # mshr miss rate for ReadSharedReq accesses 124411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.270773 # mshr miss rate for ReadSharedReq accesses 124511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data 0.745871 # mshr miss rate for InvalidateReq accesses 124611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total 0.745871 # mshr miss rate for InvalidateReq accesses 124711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.022671 # mshr miss rate for demand accesses 124811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.049440 # mshr miss rate for demand accesses 124911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.078878 # mshr miss rate for demand accesses 125011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.263805 # mshr miss rate for demand accesses 125111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.136913 # mshr miss rate for demand accesses 125211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.022671 # mshr miss rate for overall accesses 125311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.049440 # mshr miss rate for overall accesses 125411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.078878 # mshr miss rate for overall accesses 125511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.263805 # mshr miss rate for overall accesses 125610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 125711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.189379 # mshr miss rate for overall accesses 125811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 37816.241730 # average ReadReq mshr miss latency 125911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 39677.704070 # average ReadReq mshr miss latency 126011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 38593.949643 # average ReadReq mshr miss latency 126111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 59689.287295 # average HardPFReq mshr miss latency 126211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 59689.287295 # average HardPFReq mshr miss latency 126311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 29753.284535 # average UpgradeReq mshr miss latency 126411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 29753.284535 # average UpgradeReq mshr miss latency 126511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19514.559909 # average SCUpgradeReq mshr miss latency 126611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19514.559909 # average SCUpgradeReq mshr miss latency 126711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 782714.142857 # average SCUpgradeFailReq mshr miss latency 126811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 782714.142857 # average SCUpgradeFailReq mshr miss latency 126911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 55350.794047 # average ReadExReq mshr miss latency 127011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 55350.794047 # average ReadExReq mshr miss latency 127111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 32787.400786 # average ReadCleanReq mshr miss latency 127211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 32787.400786 # average ReadCleanReq mshr miss latency 127311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 34527.480263 # average ReadSharedReq mshr miss latency 127411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 34527.480263 # average ReadSharedReq mshr miss latency 127511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 69680.907566 # average InvalidateReq mshr miss latency 127611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 69680.907566 # average InvalidateReq mshr miss latency 127711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 37816.241730 # average overall mshr miss latency 127811353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 39677.704070 # average overall mshr miss latency 127911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 32787.400786 # average overall mshr miss latency 128011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 39107.955826 # average overall mshr miss latency 128111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 36823.924881 # average overall mshr miss latency 128211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 37816.241730 # average overall mshr miss latency 128311353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 39677.704070 # average overall mshr miss latency 128411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 32787.400786 # average overall mshr miss latency 128511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 39107.955826 # average overall mshr miss latency 128611353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 59689.287295 # average overall mshr miss latency 128711353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 43158.674848 # average overall mshr miss latency 128811201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 133746.678392 # average ReadReq mshr uncacheable latency 128911353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182530.348754 # average ReadReq mshr uncacheable latency 129011353Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 152314.071899 # average ReadReq mshr uncacheable latency 129111353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 180475.390613 # average WriteReq mshr uncacheable latency 129211353Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 180475.390613 # average WriteReq mshr uncacheable latency 129311201Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 133746.678392 # average overall mshr uncacheable latency 129411353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 181512.386963 # average overall mshr uncacheable latency 129511353Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 159973.863196 # average overall mshr uncacheable latency 129610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 129711353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_requests 31336515 # Total number of requests made to the snoop filter. 129811353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_requests 16003499 # Number of requests hitting in the snoop filter with a single holder of the requested data. 129911353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_requests 2764 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 130011353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_snoops 2238925 # Total number of snoops made to the snoop filter. 130111353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_snoops 2238443 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 130211353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_snoops 482 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 130311353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 888197 # Transaction distribution 130411353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 14329408 # Transaction distribution 130511353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 31554 # Transaction distribution 130611353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 31553 # Transaction distribution 130711353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackDirty 5463883 # Transaction distribution 130811353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackClean 11447979 # Transaction distribution 130911353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::CleanEvict 3030252 # Transaction distribution 131011353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 1046563 # Transaction distribution 131111353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 472775 # Transaction distribution 131211353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 352055 # Transaction distribution 131311353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 529438 # Transaction distribution 131411353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 72 # Transaction distribution 131511353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 135 # Transaction distribution 131611353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1230630 # Transaction distribution 131711353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1206068 # Transaction distribution 131811353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadCleanReq 9550052 # Transaction distribution 131911353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadSharedReq 4850843 # Transaction distribution 132011353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateReq 854414 # Transaction distribution 132111353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateResp 799200 # Transaction distribution 132211353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 28754250 # Packet count per connected master and slave (bytes) 132311353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 18474160 # Packet count per connected master and slave (bytes) 132411353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 377323 # Packet count per connected master and slave (bytes) 132511353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1153011 # Packet count per connected master and slave (bytes) 132611353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count::total 48758744 # Packet count per connected master and slave (bytes) 132711353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 1225720896 # Cumulative packet size per connected master and slave (bytes) 132811353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 689935275 # Cumulative packet size per connected master and slave (bytes) 132911353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1439168 # Cumulative packet size per connected master and slave (bytes) 133011353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4373560 # Cumulative packet size per connected master and slave (bytes) 133111353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size::total 1921468899 # Cumulative packet size per connected master and slave (bytes) 133211353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoops 7541383 # Total snoops (count) 133311353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 23989921 # Request fanout histogram 133411353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 0.106643 # Request fanout histogram 133511353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.308724 # Request fanout histogram 133610585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 133711353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 21432051 89.34% 89.34% # Request fanout histogram 133811353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 2557388 10.66% 100.00% # Request fanout histogram 133911353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 482 0.00% 100.00% # Request fanout histogram 134010585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 134111138Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 134210827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 134311353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 23989921 # Request fanout histogram 134411353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 31215182485 # Layer occupancy (ticks) 134511201Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 134611353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 206081920 # Layer occupancy (ticks) 134710585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 134811353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.occupancy 14406948660 # Layer occupancy (ticks) 134910585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 135011353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.occupancy 8156637515 # Layer occupancy (ticks) 135110585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 135211353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.occupancy 197502349 # Layer occupancy (ticks) 135310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 135411353Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.occupancy 606443243 # Layer occupancy (ticks) 135510585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 135611353Sandreas.hansson@arm.comsystem.cpu1.branchPred.lookups 134798362 # Number of BP lookups 135711353Sandreas.hansson@arm.comsystem.cpu1.branchPred.condPredicted 95816419 # Number of conditional branches predicted 135811353Sandreas.hansson@arm.comsystem.cpu1.branchPred.condIncorrect 6051956 # Number of conditional branches incorrect 135911353Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBLookups 100961028 # Number of BTB lookups 136011353Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHits 73848042 # Number of BTB hits 136110585Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 136211353Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHitPct 73.145097 # BTB Hit Percentage 136311353Sandreas.hansson@arm.comsystem.cpu1.branchPred.usedRAS 15861028 # Number of times the RAS was used to get a target. 136411353Sandreas.hansson@arm.comsystem.cpu1.branchPred.RASInCorrect 1023147 # Number of incorrect RAS predictions. 136510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 136610628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 136710628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 136810628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 136910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 137010628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 137110628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 137210628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 137310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 137410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 137510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 137610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 137710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 137810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 137910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 138010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 138110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 138210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 138310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 138410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 138510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 138610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 138710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 138810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 138910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 139010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 139110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 139210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 139310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 139411353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walks 282723 # Table walker walks requested 139511353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLong 282723 # Table walker walks initiated with long descriptors 139611353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 10766 # Level at which table walker walks with long descriptors terminate 139711353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 86594 # Level at which table walker walks with long descriptors terminate 139811353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 282723 # Table walker wait (enqueue to first request) latency 139911353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0 282723 100.00% 100.00% # Table walker wait (enqueue to first request) latency 140011353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 282723 # Table walker wait (enqueue to first request) latency 140111353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 97360 # Table walker service (enqueue to completion) latency 140211353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 23363.804437 # Table walker service (enqueue to completion) latency 140311353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 21328.911362 # Table walker service (enqueue to completion) latency 140411353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 20585.456118 # Table walker service (enqueue to completion) latency 140511353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::0-65535 96095 98.70% 98.70% # Table walker service (enqueue to completion) latency 140611353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-131071 182 0.19% 98.89% # Table walker service (enqueue to completion) latency 140711353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-196607 912 0.94% 99.82% # Table walker service (enqueue to completion) latency 140811353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-262143 29 0.03% 99.85% # Table walker service (enqueue to completion) latency 140911353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-327679 42 0.04% 99.90% # Table walker service (enqueue to completion) latency 141011353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-393215 31 0.03% 99.93% # Table walker service (enqueue to completion) latency 141111353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-458751 49 0.05% 99.98% # Table walker service (enqueue to completion) latency 141211353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::458752-524287 15 0.02% 99.99% # Table walker service (enqueue to completion) latency 141311353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::524288-589823 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 141411353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::589824-655359 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 141511353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::786432-851967 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 141611353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::total 97360 # Table walker service (enqueue to completion) latency 141711353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::samples 1788277352 # Table walker pending requests distribution 141811353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::0 1788277352 100.00% 100.00% # Table walker pending requests distribution 141911353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::total 1788277352 # Table walker pending requests distribution 142011353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 86594 88.94% 88.94% # Table walker page sizes translated 142111353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::2M 10766 11.06% 100.00% # Table walker page sizes translated 142211353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 97360 # Table walker page sizes translated 142311353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 282723 # Table walker requests started/completed, data/inst 142410628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 142511353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 282723 # Table walker requests started/completed, data/inst 142611353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 97360 # Table walker requests started/completed, data/inst 142710628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 142811353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 97360 # Table walker requests started/completed, data/inst 142911353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 380083 # Table walker requests started/completed, data/inst 143010585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 143110585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 143211353Sandreas.hansson@arm.comsystem.cpu1.dtb.read_hits 88221750 # DTB read hits 143311353Sandreas.hansson@arm.comsystem.cpu1.dtb.read_misses 234611 # DTB read misses 143411353Sandreas.hansson@arm.comsystem.cpu1.dtb.write_hits 76459163 # DTB write hits 143511353Sandreas.hansson@arm.comsystem.cpu1.dtb.write_misses 48112 # DTB write misses 143610585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 143710585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 143811353Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 42183 # Number of times TLB was flushed by MVA & ASID 143911353Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_asid 1063 # Number of times TLB was flushed by ASID 144011353Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_entries 39871 # Number of entries that have been flushed from TLB 144111353Sandreas.hansson@arm.comsystem.cpu1.dtb.align_faults 1240 # Number of TLB faults due to alignment restrictions 144211353Sandreas.hansson@arm.comsystem.cpu1.dtb.prefetch_faults 8073 # Number of TLB faults due to prefetch 144310585Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 144411353Sandreas.hansson@arm.comsystem.cpu1.dtb.perms_faults 11018 # Number of TLB faults due to permissions restrictions 144511353Sandreas.hansson@arm.comsystem.cpu1.dtb.read_accesses 88456361 # DTB read accesses 144611353Sandreas.hansson@arm.comsystem.cpu1.dtb.write_accesses 76507275 # DTB write accesses 144710585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 144811353Sandreas.hansson@arm.comsystem.cpu1.dtb.hits 164680913 # DTB hits 144911353Sandreas.hansson@arm.comsystem.cpu1.dtb.misses 282723 # DTB misses 145011353Sandreas.hansson@arm.comsystem.cpu1.dtb.accesses 164963636 # DTB accesses 145110628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 145210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 145310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 145410628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 145510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 145610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 145710628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 145810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 145910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 146010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 146110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 146210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 146310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 146410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 146510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 146610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 146710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 146810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 146910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 147010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 147110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 147210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 147310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 147410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 147510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 147610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 147710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 147810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 147910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 148011353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walks 64693 # Table walker walks requested 148111353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLong 64693 # Table walker walks initiated with long descriptors 148211353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 526 # Level at which table walker walks with long descriptors terminate 148311353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 55247 # Level at which table walker walks with long descriptors terminate 148411353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 64693 # Table walker wait (enqueue to first request) latency 148511353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::0 64693 100.00% 100.00% # Table walker wait (enqueue to first request) latency 148611353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 64693 # Table walker wait (enqueue to first request) latency 148711353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::samples 55773 # Table walker service (enqueue to completion) latency 148811353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::mean 26679.495455 # Table walker service (enqueue to completion) latency 148911353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 23706.173761 # Table walker service (enqueue to completion) latency 149011353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 24561.580376 # Table walker service (enqueue to completion) latency 149111353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::0-65535 54531 97.77% 97.77% # Table walker service (enqueue to completion) latency 149211353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::65536-131071 9 0.02% 97.79% # Table walker service (enqueue to completion) latency 149311353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::131072-196607 1101 1.97% 99.76% # Table walker service (enqueue to completion) latency 149411353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::196608-262143 35 0.06% 99.83% # Table walker service (enqueue to completion) latency 149511353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::262144-327679 52 0.09% 99.92% # Table walker service (enqueue to completion) latency 149611353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::327680-393215 31 0.06% 99.97% # Table walker service (enqueue to completion) latency 149711353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::393216-458751 6 0.01% 99.99% # Table walker service (enqueue to completion) latency 149811353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::458752-524287 6 0.01% 100.00% # Table walker service (enqueue to completion) latency 149911353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 150011353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 150111353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::total 55773 # Table walker service (enqueue to completion) latency 150211353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::samples 1787261852 # Table walker pending requests distribution 150311353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::0 1787261852 100.00% 100.00% # Table walker pending requests distribution 150411353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::total 1787261852 # Table walker pending requests distribution 150511353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 55247 99.06% 99.06% # Table walker page sizes translated 150611353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::2M 526 0.94% 100.00% # Table walker page sizes translated 150711353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 55773 # Table walker page sizes translated 150810628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 150911353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 64693 # Table walker requests started/completed, data/inst 151011353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 64693 # Table walker requests started/completed, data/inst 151110628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 151211353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 55773 # Table walker requests started/completed, data/inst 151311353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 55773 # Table walker requests started/completed, data/inst 151411353Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 120466 # Table walker requests started/completed, data/inst 151511353Sandreas.hansson@arm.comsystem.cpu1.itb.inst_hits 241355329 # ITB inst hits 151611353Sandreas.hansson@arm.comsystem.cpu1.itb.inst_misses 64693 # ITB inst misses 151710585Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 151810585Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 151910585Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 152010585Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 152110585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 152210585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 152311353Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 42183 # Number of times TLB was flushed by MVA & ASID 152411353Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_asid 1063 # Number of times TLB was flushed by ASID 152511353Sandreas.hansson@arm.comsystem.cpu1.itb.flush_entries 28782 # Number of entries that have been flushed from TLB 152610585Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 152710585Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 152810585Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 152911353Sandreas.hansson@arm.comsystem.cpu1.itb.perms_faults 214506 # Number of TLB faults due to permissions restrictions 153010585Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 153110585Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 153211353Sandreas.hansson@arm.comsystem.cpu1.itb.inst_accesses 241420022 # ITB inst accesses 153311353Sandreas.hansson@arm.comsystem.cpu1.itb.hits 241355329 # DTB hits 153411353Sandreas.hansson@arm.comsystem.cpu1.itb.misses 64693 # DTB misses 153511353Sandreas.hansson@arm.comsystem.cpu1.itb.accesses 241420022 # DTB accesses 153611353Sandreas.hansson@arm.comsystem.cpu1.numCycles 943222184 # number of cpu cycles simulated 153710585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 153810585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 153911353Sandreas.hansson@arm.comsystem.cpu1.committedInsts 444939071 # Number of instructions committed 154011353Sandreas.hansson@arm.comsystem.cpu1.committedOps 523893431 # Number of ops (including micro ops) committed 154111353Sandreas.hansson@arm.comsystem.cpu1.discardedOps 46484386 # Number of ops (including micro ops) which were discarded before commit 154211353Sandreas.hansson@arm.comsystem.cpu1.numFetchSuspends 5697 # Number of times Execute suspended instruction fetching 154311353Sandreas.hansson@arm.comsystem.cpu1.quiesceCycles 94049904755 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 154411353Sandreas.hansson@arm.comsystem.cpu1.cpi 2.119891 # CPI: cycles per instruction 154511353Sandreas.hansson@arm.comsystem.cpu1.ipc 0.471722 # IPC: instructions per cycle 154610585Sandreas.hansson@arm.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 154711353Sandreas.hansson@arm.comsystem.cpu1.kern.inst.quiesce 5760 # number of quiesce instructions executed 154811353Sandreas.hansson@arm.comsystem.cpu1.tickCycles 722277565 # Number of cycles that the object actually ticked 154911353Sandreas.hansson@arm.comsystem.cpu1.idleCycles 220944619 # Total number of cycles that the object has spent stopped 155011353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.replacements 5315264 # number of replacements 155111353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tagsinuse 430.485039 # Cycle average of tags in use 155211353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.total_refs 156623393 # Total number of references to valid blocks. 155311353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.sampled_refs 5315774 # Sample count of references to valid blocks. 155411353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.avg_refs 29.463892 # Average number of references to valid blocks. 155511353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8391021559000 # Cycle when the warmup percentage was hit. 155611353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 430.485039 # Average occupied blocks per requestor 155711353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.840791 # Average percentage of cache occupancy 155811353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.840791 # Average percentage of cache occupancy 155911353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 510 # Occupied blocks per task id 156011353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id 156111353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 221 # Occupied blocks per task id 156211353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 267 # Occupied blocks per task id 156311353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 0.996094 # Percentage of cache occupancy per task id 156411353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tag_accesses 332053228 # Number of tag accesses 156511353Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.data_accesses 332053228 # Number of data accesses 156611353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 80890555 # number of ReadReq hits 156711353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::total 80890555 # number of ReadReq hits 156811353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 71395384 # number of WriteReq hits 156911353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::total 71395384 # number of WriteReq hits 157011353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 230003 # number of SoftPFReq hits 157111353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::total 230003 # number of SoftPFReq hits 157211353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_hits::cpu1.data 70856 # number of WriteLineReq hits 157311353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_hits::total 70856 # number of WriteLineReq hits 157411353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1784180 # number of LoadLockedReq hits 157511353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1784180 # number of LoadLockedReq hits 157611353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1762697 # number of StoreCondReq hits 157711353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 1762697 # number of StoreCondReq hits 157811353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 152285939 # number of demand (read+write) hits 157911353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::total 152285939 # number of demand (read+write) hits 158011353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 152515942 # number of overall hits 158111353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::total 152515942 # number of overall hits 158211353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 3470383 # number of ReadReq misses 158311353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::total 3470383 # number of ReadReq misses 158411353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 2256465 # number of WriteReq misses 158511353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::total 2256465 # number of WriteReq misses 158611353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 629037 # number of SoftPFReq misses 158711353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::total 629037 # number of SoftPFReq misses 158811353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_misses::cpu1.data 454847 # number of WriteLineReq misses 158911353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_misses::total 454847 # number of WriteLineReq misses 159011353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 178965 # number of LoadLockedReq misses 159111353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 178965 # number of LoadLockedReq misses 159211353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 198846 # number of StoreCondReq misses 159311353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 198846 # number of StoreCondReq misses 159411353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 5726848 # number of demand (read+write) misses 159511353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::total 5726848 # number of demand (read+write) misses 159611353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 6355885 # number of overall misses 159711353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::total 6355885 # number of overall misses 159811353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 57691506500 # number of ReadReq miss cycles 159911353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 57691506500 # number of ReadReq miss cycles 160011353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 50161466000 # number of WriteReq miss cycles 160111353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 50161466000 # number of WriteReq miss cycles 160211353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data 17158564500 # number of WriteLineReq miss cycles 160311353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::total 17158564500 # number of WriteLineReq miss cycles 160411353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2980004000 # number of LoadLockedReq miss cycles 160511353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 2980004000 # number of LoadLockedReq miss cycles 160611353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 5546868500 # number of StoreCondReq miss cycles 160711353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 5546868500 # number of StoreCondReq miss cycles 160811353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 5779500 # number of StoreCondFailReq miss cycles 160911353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 5779500 # number of StoreCondFailReq miss cycles 161011353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 107852972500 # number of demand (read+write) miss cycles 161111353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::total 107852972500 # number of demand (read+write) miss cycles 161211353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 107852972500 # number of overall miss cycles 161311353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::total 107852972500 # number of overall miss cycles 161411353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 84360938 # number of ReadReq accesses(hits+misses) 161511353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 84360938 # number of ReadReq accesses(hits+misses) 161611353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 73651849 # number of WriteReq accesses(hits+misses) 161711353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 73651849 # number of WriteReq accesses(hits+misses) 161811353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 859040 # number of SoftPFReq accesses(hits+misses) 161911353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::total 859040 # number of SoftPFReq accesses(hits+misses) 162011353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::cpu1.data 525703 # number of WriteLineReq accesses(hits+misses) 162111353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::total 525703 # number of WriteLineReq accesses(hits+misses) 162211353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1963145 # number of LoadLockedReq accesses(hits+misses) 162311353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 1963145 # number of LoadLockedReq accesses(hits+misses) 162411353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1961543 # number of StoreCondReq accesses(hits+misses) 162511353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 1961543 # number of StoreCondReq accesses(hits+misses) 162611353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 158012787 # number of demand (read+write) accesses 162711353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::total 158012787 # number of demand (read+write) accesses 162811353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 158871827 # number of overall (read+write) accesses 162911353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::total 158871827 # number of overall (read+write) accesses 163011353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.041137 # miss rate for ReadReq accesses 163111353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.041137 # miss rate for ReadReq accesses 163211353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.030637 # miss rate for WriteReq accesses 163311353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.030637 # miss rate for WriteReq accesses 163411353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.732256 # miss rate for SoftPFReq accesses 163511353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.732256 # miss rate for SoftPFReq accesses 163611353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data 0.865217 # miss rate for WriteLineReq accesses 163711353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::total 0.865217 # miss rate for WriteLineReq accesses 163811353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.091162 # miss rate for LoadLockedReq accesses 163911353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.091162 # miss rate for LoadLockedReq accesses 164011353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.101372 # miss rate for StoreCondReq accesses 164111353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.101372 # miss rate for StoreCondReq accesses 164211353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.036243 # miss rate for demand accesses 164311353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.036243 # miss rate for demand accesses 164411353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.040006 # miss rate for overall accesses 164511353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.040006 # miss rate for overall accesses 164611353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16623.959517 # average ReadReq miss latency 164711353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 16623.959517 # average ReadReq miss latency 164811353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22230.110372 # average WriteReq miss latency 164911353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 22230.110372 # average WriteReq miss latency 165011353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 37723.815921 # average WriteLineReq miss latency 165111353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::total 37723.815921 # average WriteLineReq miss latency 165211353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16651.322884 # average LoadLockedReq miss latency 165311353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16651.322884 # average LoadLockedReq miss latency 165411353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 27895.298372 # average StoreCondReq miss latency 165511353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27895.298372 # average StoreCondReq miss latency 165610636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 165710585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 165811353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18832.868010 # average overall miss latency 165911353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 18832.868010 # average overall miss latency 166011353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16968.993696 # average overall miss latency 166111353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 16968.993696 # average overall miss latency 166210585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 166310585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 166410585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 166510585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 166610585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 166710585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 166810585Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 166910585Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 167011353Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::writebacks 5315289 # number of writebacks 167111353Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::total 5315289 # number of writebacks 167211353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 392143 # number of ReadReq MSHR hits 167311353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 392143 # number of ReadReq MSHR hits 167411353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 920496 # number of WriteReq MSHR hits 167511353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 920496 # number of WriteReq MSHR hits 167611353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data 60 # number of WriteLineReq MSHR hits 167711353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::total 60 # number of WriteLineReq MSHR hits 167811353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 44592 # number of LoadLockedReq MSHR hits 167911353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 44592 # number of LoadLockedReq MSHR hits 168011353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 44 # number of StoreCondReq MSHR hits 168111353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::total 44 # number of StoreCondReq MSHR hits 168211353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 1312639 # number of demand (read+write) MSHR hits 168311353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 1312639 # number of demand (read+write) MSHR hits 168411353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 1312639 # number of overall MSHR hits 168511353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 1312639 # number of overall MSHR hits 168611353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 3078240 # number of ReadReq MSHR misses 168711353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 3078240 # number of ReadReq MSHR misses 168811353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1335969 # number of WriteReq MSHR misses 168911353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1335969 # number of WriteReq MSHR misses 169011353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 628734 # number of SoftPFReq MSHR misses 169111353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::total 628734 # number of SoftPFReq MSHR misses 169211353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data 454787 # number of WriteLineReq MSHR misses 169311353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::total 454787 # number of WriteLineReq MSHR misses 169411353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 134373 # number of LoadLockedReq MSHR misses 169511353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 134373 # number of LoadLockedReq MSHR misses 169611353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 198802 # number of StoreCondReq MSHR misses 169711353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 198802 # number of StoreCondReq MSHR misses 169811353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 4414209 # number of demand (read+write) MSHR misses 169911353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 4414209 # number of demand (read+write) MSHR misses 170011353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 5042943 # number of overall MSHR misses 170111353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 5042943 # number of overall MSHR misses 170211353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 6731 # number of ReadReq MSHR uncacheable 170311353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 6731 # number of ReadReq MSHR uncacheable 170411353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 7202 # number of WriteReq MSHR uncacheable 170511353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 7202 # number of WriteReq MSHR uncacheable 170611353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 13933 # number of overall MSHR uncacheable misses 170711353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 13933 # number of overall MSHR uncacheable misses 170811353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 46218671000 # number of ReadReq MSHR miss cycles 170911353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 46218671000 # number of ReadReq MSHR miss cycles 171011353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 29907223500 # number of WriteReq MSHR miss cycles 171111353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 29907223500 # number of WriteReq MSHR miss cycles 171211353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 14916352500 # number of SoftPFReq MSHR miss cycles 171311353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 14916352500 # number of SoftPFReq MSHR miss cycles 171411353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 16698306500 # number of WriteLineReq MSHR miss cycles 171511353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 16698306500 # number of WriteLineReq MSHR miss cycles 171611353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1935752000 # number of LoadLockedReq MSHR miss cycles 171711353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1935752000 # number of LoadLockedReq MSHR miss cycles 171811353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 5344630000 # number of StoreCondReq MSHR miss cycles 171911353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 5344630000 # number of StoreCondReq MSHR miss cycles 172011353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 5479500 # number of StoreCondFailReq MSHR miss cycles 172111353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 5479500 # number of StoreCondFailReq MSHR miss cycles 172211353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 76125894500 # number of demand (read+write) MSHR miss cycles 172311353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 76125894500 # number of demand (read+write) MSHR miss cycles 172411353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 91042247000 # number of overall MSHR miss cycles 172511353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 91042247000 # number of overall MSHR miss cycles 172611353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 839317500 # number of ReadReq MSHR uncacheable cycles 172711353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 839317500 # number of ReadReq MSHR uncacheable cycles 172811353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1016449500 # number of WriteReq MSHR uncacheable cycles 172911353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 1016449500 # number of WriteReq MSHR uncacheable cycles 173011353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1855767000 # number of overall MSHR uncacheable cycles 173111353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 1855767000 # number of overall MSHR uncacheable cycles 173211353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036489 # mshr miss rate for ReadReq accesses 173311353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036489 # mshr miss rate for ReadReq accesses 173411353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018139 # mshr miss rate for WriteReq accesses 173511353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018139 # mshr miss rate for WriteReq accesses 173611353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.731903 # mshr miss rate for SoftPFReq accesses 173711353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.731903 # mshr miss rate for SoftPFReq accesses 173811353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.865103 # mshr miss rate for WriteLineReq accesses 173911353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::total 0.865103 # mshr miss rate for WriteLineReq accesses 174011353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.068448 # mshr miss rate for LoadLockedReq accesses 174111353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.068448 # mshr miss rate for LoadLockedReq accesses 174211353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.101350 # mshr miss rate for StoreCondReq accesses 174311353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.101350 # mshr miss rate for StoreCondReq accesses 174411353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027936 # mshr miss rate for demand accesses 174511353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.027936 # mshr miss rate for demand accesses 174611353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.031742 # mshr miss rate for overall accesses 174711353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.031742 # mshr miss rate for overall accesses 174811353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15014.641808 # average ReadReq mshr miss latency 174911353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15014.641808 # average ReadReq mshr miss latency 175011353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22386.165772 # average WriteReq mshr miss latency 175111353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22386.165772 # average WriteReq mshr miss latency 175211353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 23724.424796 # average SoftPFReq mshr miss latency 175311353Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 23724.424796 # average SoftPFReq mshr miss latency 175411353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 36716.763012 # average WriteLineReq mshr miss latency 175511353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 36716.763012 # average WriteLineReq mshr miss latency 175611353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14405.810691 # average LoadLockedReq mshr miss latency 175711353Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14405.810691 # average LoadLockedReq mshr miss latency 175811353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 26884.186276 # average StoreCondReq mshr miss latency 175911353Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26884.186276 # average StoreCondReq mshr miss latency 176010636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 176110585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 176211353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17245.647975 # average overall mshr miss latency 176311353Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 17245.647975 # average overall mshr miss latency 176411353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18053.396003 # average overall mshr miss latency 176511353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 18053.396003 # average overall mshr miss latency 176611353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 124694.324766 # average ReadReq mshr uncacheable latency 176711353Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 124694.324766 # average ReadReq mshr uncacheable latency 176811353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 141134.337684 # average WriteReq mshr uncacheable latency 176911353Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 141134.337684 # average WriteReq mshr uncacheable latency 177011353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 133192.205555 # average overall mshr uncacheable latency 177111353Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 133192.205555 # average overall mshr uncacheable latency 177210585Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 177311353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.replacements 9419212 # number of replacements 177411353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tagsinuse 506.776997 # Cycle average of tags in use 177511353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.total_refs 231714815 # Total number of references to valid blocks. 177611353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.sampled_refs 9419724 # Sample count of references to valid blocks. 177711353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.avg_refs 24.598896 # Average number of references to valid blocks. 177811353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.warmup_cycle 8379179578000 # Cycle when the warmup percentage was hit. 177911353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 506.776997 # Average occupied blocks per requestor 178011353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.989799 # Average percentage of cache occupancy 178111353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.989799 # Average percentage of cache occupancy 178210585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 178311353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 194 # Occupied blocks per task id 178411353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 220 # Occupied blocks per task id 178511353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 98 # Occupied blocks per task id 178610585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 178711353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tag_accesses 491688802 # Number of tag accesses 178811353Sandreas.hansson@arm.comsystem.cpu1.icache.tags.data_accesses 491688802 # Number of data accesses 178911353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 231714815 # number of ReadReq hits 179011353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::total 231714815 # number of ReadReq hits 179111353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 231714815 # number of demand (read+write) hits 179211353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::total 231714815 # number of demand (read+write) hits 179311353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 231714815 # number of overall hits 179411353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::total 231714815 # number of overall hits 179511353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 9419724 # number of ReadReq misses 179611353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::total 9419724 # number of ReadReq misses 179711353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 9419724 # number of demand (read+write) misses 179811353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::total 9419724 # number of demand (read+write) misses 179911353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 9419724 # number of overall misses 180011353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::total 9419724 # number of overall misses 180111353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 96182532500 # number of ReadReq miss cycles 180211353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 96182532500 # number of ReadReq miss cycles 180311353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 96182532500 # number of demand (read+write) miss cycles 180411353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::total 96182532500 # number of demand (read+write) miss cycles 180511353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 96182532500 # number of overall miss cycles 180611353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::total 96182532500 # number of overall miss cycles 180711353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 241134539 # number of ReadReq accesses(hits+misses) 180811353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::total 241134539 # number of ReadReq accesses(hits+misses) 180911353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 241134539 # number of demand (read+write) accesses 181011353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::total 241134539 # number of demand (read+write) accesses 181111353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 241134539 # number of overall (read+write) accesses 181211353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::total 241134539 # number of overall (read+write) accesses 181311353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.039064 # miss rate for ReadReq accesses 181411353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.039064 # miss rate for ReadReq accesses 181511353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.039064 # miss rate for demand accesses 181611353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.039064 # miss rate for demand accesses 181711353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.039064 # miss rate for overall accesses 181811353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.039064 # miss rate for overall accesses 181911353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10210.759094 # average ReadReq miss latency 182011353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 10210.759094 # average ReadReq miss latency 182111353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10210.759094 # average overall miss latency 182211353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 10210.759094 # average overall miss latency 182311353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10210.759094 # average overall miss latency 182411353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 10210.759094 # average overall miss latency 182510585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 182610585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 182710585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 182810585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 182910585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 183010585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 183110585Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 183210585Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 183311353Sandreas.hansson@arm.comsystem.cpu1.icache.writebacks::writebacks 9419212 # number of writebacks 183411353Sandreas.hansson@arm.comsystem.cpu1.icache.writebacks::total 9419212 # number of writebacks 183511353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 9419724 # number of ReadReq MSHR misses 183611353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 9419724 # number of ReadReq MSHR misses 183711353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 9419724 # number of demand (read+write) MSHR misses 183811353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::total 9419724 # number of demand (read+write) MSHR misses 183911353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 9419724 # number of overall MSHR misses 184011353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::total 9419724 # number of overall MSHR misses 184111353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 184211353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 93 # number of ReadReq MSHR uncacheable 184311353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 184411353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 93 # number of overall MSHR uncacheable misses 184511353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 91472670500 # number of ReadReq MSHR miss cycles 184611353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 91472670500 # number of ReadReq MSHR miss cycles 184711353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 91472670500 # number of demand (read+write) MSHR miss cycles 184811353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 91472670500 # number of demand (read+write) MSHR miss cycles 184911353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 91472670500 # number of overall MSHR miss cycles 185011353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 91472670500 # number of overall MSHR miss cycles 185111353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 13081000 # number of ReadReq MSHR uncacheable cycles 185211353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 13081000 # number of ReadReq MSHR uncacheable cycles 185311353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 13081000 # number of overall MSHR uncacheable cycles 185411353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 13081000 # number of overall MSHR uncacheable cycles 185511353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.039064 # mshr miss rate for ReadReq accesses 185611353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.039064 # mshr miss rate for ReadReq accesses 185711353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.039064 # mshr miss rate for demand accesses 185811353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.039064 # mshr miss rate for demand accesses 185911353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.039064 # mshr miss rate for overall accesses 186011353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.039064 # mshr miss rate for overall accesses 186111353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 9710.759094 # average ReadReq mshr miss latency 186211353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 9710.759094 # average ReadReq mshr miss latency 186311353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 9710.759094 # average overall mshr miss latency 186411353Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 9710.759094 # average overall mshr miss latency 186511353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 9710.759094 # average overall mshr miss latency 186611353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 9710.759094 # average overall mshr miss latency 186711353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 140655.913978 # average ReadReq mshr uncacheable latency 186811353Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 140655.913978 # average ReadReq mshr uncacheable latency 186911353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 140655.913978 # average overall mshr uncacheable latency 187011353Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 140655.913978 # average overall mshr uncacheable latency 187110585Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 187211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 7256046 # number of hwpf issued 187311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 7256259 # number of prefetch candidates identified 187411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 183 # number of redundant prefetches already in prefetch queue 187510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 187610628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 187711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 925773 # number of prefetches not generated due to page crossing 187811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.replacements 2304751 # number of replacements 187911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tagsinuse 13454.881705 # Cycle average of tags in use 188011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.total_refs 23669466 # Total number of references to valid blocks. 188111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.sampled_refs 2320587 # Sample count of references to valid blocks. 188211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.avg_refs 10.199775 # Average number of references to valid blocks. 188311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 9853632359500 # Cycle when the warmup percentage was hit. 188411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 12618.151234 # Average occupied blocks per requestor 188511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 61.761915 # Average occupied blocks per requestor 188611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 57.964405 # Average occupied blocks per requestor 188711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 717.004151 # Average occupied blocks per requestor 188811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.770151 # Average percentage of cache occupancy 188911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.003770 # Average percentage of cache occupancy 189011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.003538 # Average percentage of cache occupancy 189111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.043762 # Average percentage of cache occupancy 189211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.821221 # Average percentage of cache occupancy 189311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 1043 # Occupied blocks per task id 189411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 71 # Occupied blocks per task id 189511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14722 # Occupied blocks per task id 189611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::1 3 # Occupied blocks per task id 189711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 319 # Occupied blocks per task id 189811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 650 # Occupied blocks per task id 189911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 71 # Occupied blocks per task id 190011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 45 # Occupied blocks per task id 190111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 24 # Occupied blocks per task id 190211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 2 # Occupied blocks per task id 190311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id 190411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 391 # Occupied blocks per task id 190511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 5507 # Occupied blocks per task id 190611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 8143 # Occupied blocks per task id 190711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 659 # Occupied blocks per task id 190811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.063660 # Percentage of cache occupancy per task id 190911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.004333 # Percentage of cache occupancy per task id 191011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.898560 # Percentage of cache occupancy per task id 191111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tag_accesses 496871809 # Number of tag accesses 191211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.data_accesses 496871809 # Number of data accesses 191311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 551874 # number of ReadReq hits 191411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 166024 # number of ReadReq hits 191511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 717898 # number of ReadReq hits 191611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::writebacks 3295376 # number of WritebackDirty hits 191711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::total 3295376 # number of WritebackDirty hits 191811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackClean_hits::writebacks 11437109 # number of WritebackClean hits 191911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackClean_hits::total 11437109 # number of WritebackClean hits 192011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 567 # number of UpgradeReq hits 192111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 567 # number of UpgradeReq hits 192211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 865133 # number of ReadExReq hits 192311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 865133 # number of ReadExReq hits 192411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 8732847 # number of ReadCleanReq hits 192511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::total 8732847 # number of ReadCleanReq hits 192611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 2873391 # number of ReadSharedReq hits 192711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::total 2873391 # number of ReadSharedReq hits 192811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::cpu1.data 191011 # number of InvalidateReq hits 192911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::total 191011 # number of InvalidateReq hits 193011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 551874 # number of demand (read+write) hits 193111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 166024 # number of demand (read+write) hits 193211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 8732847 # number of demand (read+write) hits 193311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3738524 # number of demand (read+write) hits 193411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::total 13189269 # number of demand (read+write) hits 193511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 551874 # number of overall hits 193611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 166024 # number of overall hits 193711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 8732847 # number of overall hits 193811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3738524 # number of overall hits 193911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::total 13189269 # number of overall hits 194011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 11967 # number of ReadReq misses 194111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 8433 # number of ReadReq misses 194211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 20400 # number of ReadReq misses 194311336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_misses::writebacks 1 # number of WritebackDirty misses 194411336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_misses::total 1 # number of WritebackDirty misses 194511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 222957 # number of UpgradeReq misses 194611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 222957 # number of UpgradeReq misses 194711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 198797 # number of SCUpgradeReq misses 194811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 198797 # number of SCUpgradeReq misses 194911336Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 5 # number of SCUpgradeFailReq misses 195011336Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 5 # number of SCUpgradeFailReq misses 195111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 249481 # number of ReadExReq misses 195211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 249481 # number of ReadExReq misses 195311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 686877 # number of ReadCleanReq misses 195411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::total 686877 # number of ReadCleanReq misses 195511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 967667 # number of ReadSharedReq misses 195611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::total 967667 # number of ReadSharedReq misses 195711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::cpu1.data 262059 # number of InvalidateReq misses 195811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::total 262059 # number of InvalidateReq misses 195911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 11967 # number of demand (read+write) misses 196011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 8433 # number of demand (read+write) misses 196111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 686877 # number of demand (read+write) misses 196211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 1217148 # number of demand (read+write) misses 196311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::total 1924425 # number of demand (read+write) misses 196411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 11967 # number of overall misses 196511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 8433 # number of overall misses 196611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 686877 # number of overall misses 196711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 1217148 # number of overall misses 196811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::total 1924425 # number of overall misses 196911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 548385000 # number of ReadReq miss cycles 197011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 436726500 # number of ReadReq miss cycles 197111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 985111500 # number of ReadReq miss cycles 197211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 3348912000 # number of UpgradeReq miss cycles 197311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 3348912000 # number of UpgradeReq miss cycles 197411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 1915512500 # number of SCUpgradeReq miss cycles 197511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 1915512500 # number of SCUpgradeReq miss cycles 197611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 5381000 # number of SCUpgradeFailReq miss cycles 197711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 5381000 # number of SCUpgradeFailReq miss cycles 197811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 13948272999 # number of ReadExReq miss cycles 197911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 13948272999 # number of ReadExReq miss cycles 198011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 24574911500 # number of ReadCleanReq miss cycles 198111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::total 24574911500 # number of ReadCleanReq miss cycles 198211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 38337752989 # number of ReadSharedReq miss cycles 198311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::total 38337752989 # number of ReadSharedReq miss cycles 198411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data 401272000 # number of InvalidateReq miss cycles 198511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::total 401272000 # number of InvalidateReq miss cycles 198611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 548385000 # number of demand (read+write) miss cycles 198711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 436726500 # number of demand (read+write) miss cycles 198811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 24574911500 # number of demand (read+write) miss cycles 198911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 52286025988 # number of demand (read+write) miss cycles 199011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::total 77846048988 # number of demand (read+write) miss cycles 199111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 548385000 # number of overall miss cycles 199211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 436726500 # number of overall miss cycles 199311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 24574911500 # number of overall miss cycles 199411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 52286025988 # number of overall miss cycles 199511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::total 77846048988 # number of overall miss cycles 199611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 563841 # number of ReadReq accesses(hits+misses) 199711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 174457 # number of ReadReq accesses(hits+misses) 199811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 738298 # number of ReadReq accesses(hits+misses) 199911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::writebacks 3295377 # number of WritebackDirty accesses(hits+misses) 200011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::total 3295377 # number of WritebackDirty accesses(hits+misses) 200111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::writebacks 11437109 # number of WritebackClean accesses(hits+misses) 200211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::total 11437109 # number of WritebackClean accesses(hits+misses) 200311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 223524 # number of UpgradeReq accesses(hits+misses) 200411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 223524 # number of UpgradeReq accesses(hits+misses) 200511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 198797 # number of SCUpgradeReq accesses(hits+misses) 200611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 198797 # number of SCUpgradeReq accesses(hits+misses) 200711336Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 5 # number of SCUpgradeFailReq accesses(hits+misses) 200811336Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 5 # number of SCUpgradeFailReq accesses(hits+misses) 200911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1114614 # number of ReadExReq accesses(hits+misses) 201011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 1114614 # number of ReadExReq accesses(hits+misses) 201111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 9419724 # number of ReadCleanReq accesses(hits+misses) 201211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::total 9419724 # number of ReadCleanReq accesses(hits+misses) 201311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 3841058 # number of ReadSharedReq accesses(hits+misses) 201411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::total 3841058 # number of ReadSharedReq accesses(hits+misses) 201511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::cpu1.data 453070 # number of InvalidateReq accesses(hits+misses) 201611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::total 453070 # number of InvalidateReq accesses(hits+misses) 201711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 563841 # number of demand (read+write) accesses 201811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 174457 # number of demand (read+write) accesses 201911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 9419724 # number of demand (read+write) accesses 202011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4955672 # number of demand (read+write) accesses 202111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::total 15113694 # number of demand (read+write) accesses 202211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 563841 # number of overall (read+write) accesses 202311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 174457 # number of overall (read+write) accesses 202411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 9419724 # number of overall (read+write) accesses 202511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4955672 # number of overall (read+write) accesses 202611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::total 15113694 # number of overall (read+write) accesses 202711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.021224 # miss rate for ReadReq accesses 202811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.048339 # miss rate for ReadReq accesses 202911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.027631 # miss rate for ReadReq accesses 203011336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_miss_rate::writebacks 0.000000 # miss rate for WritebackDirty accesses 203111336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_miss_rate::total 0.000000 # miss rate for WritebackDirty accesses 203211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.997463 # miss rate for UpgradeReq accesses 203311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.997463 # miss rate for UpgradeReq accesses 203411201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses 203511201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 203610636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 203710585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 203811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.223827 # miss rate for ReadExReq accesses 203911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.223827 # miss rate for ReadExReq accesses 204011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.072919 # miss rate for ReadCleanReq accesses 204111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.072919 # miss rate for ReadCleanReq accesses 204211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.251927 # miss rate for ReadSharedReq accesses 204311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.251927 # miss rate for ReadSharedReq accesses 204411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data 0.578407 # miss rate for InvalidateReq accesses 204511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::total 0.578407 # miss rate for InvalidateReq accesses 204611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.021224 # miss rate for demand accesses 204711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.048339 # miss rate for demand accesses 204811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.072919 # miss rate for demand accesses 204911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.245607 # miss rate for demand accesses 205011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.127330 # miss rate for demand accesses 205111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.021224 # miss rate for overall accesses 205211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.048339 # miss rate for overall accesses 205311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.072919 # miss rate for overall accesses 205411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.245607 # miss rate for overall accesses 205511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.127330 # miss rate for overall accesses 205611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 45824.768112 # average ReadReq miss latency 205711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 51787.797937 # average ReadReq miss latency 205811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 48289.779412 # average ReadReq miss latency 205911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 15020.438919 # average UpgradeReq miss latency 206011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 15020.438919 # average UpgradeReq miss latency 206111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 9635.520154 # average SCUpgradeReq miss latency 206211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 9635.520154 # average SCUpgradeReq miss latency 206311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 1076200 # average SCUpgradeFailReq miss latency 206411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 1076200 # average SCUpgradeFailReq miss latency 206511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 55909.159411 # average ReadExReq miss latency 206611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 55909.159411 # average ReadExReq miss latency 206711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 35777.746962 # average ReadCleanReq miss latency 206811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 35777.746962 # average ReadCleanReq miss latency 206911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 39618.745900 # average ReadSharedReq miss latency 207011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 39618.745900 # average ReadSharedReq miss latency 207111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data 1531.227701 # average InvalidateReq miss latency 207211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::total 1531.227701 # average InvalidateReq miss latency 207311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 45824.768112 # average overall miss latency 207411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 51787.797937 # average overall miss latency 207511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 35777.746962 # average overall miss latency 207611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 42957.821060 # average overall miss latency 207711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 40451.588910 # average overall miss latency 207811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 45824.768112 # average overall miss latency 207911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 51787.797937 # average overall miss latency 208011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 35777.746962 # average overall miss latency 208111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 42957.821060 # average overall miss latency 208211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 40451.588910 # average overall miss latency 208310628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 208410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 208510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 208610585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 208710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 208810585Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 208910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 209010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 209111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::writebacks 1133493 # number of writebacks 209211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::total 1133493 # number of writebacks 209311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 1 # number of ReadReq MSHR hits 209411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits 209511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 6803 # number of ReadExReq MSHR hits 209611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 6803 # number of ReadExReq MSHR hits 209711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst 1 # number of ReadCleanReq MSHR hits 209811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits 209911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 882 # number of ReadSharedReq MSHR hits 210011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::total 882 # number of ReadSharedReq MSHR hits 210111336Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data 3 # number of InvalidateReq MSHR hits 210211336Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::total 3 # number of InvalidateReq MSHR hits 210311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 1 # number of demand (read+write) MSHR hits 210411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.inst 1 # number of demand (read+write) MSHR hits 210511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 7685 # number of demand (read+write) MSHR hits 210611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::total 7687 # number of demand (read+write) MSHR hits 210711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 1 # number of overall MSHR hits 210811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.inst 1 # number of overall MSHR hits 210911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 7685 # number of overall MSHR hits 211011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::total 7687 # number of overall MSHR hits 211111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 11967 # number of ReadReq MSHR misses 211211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 8432 # number of ReadReq MSHR misses 211311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 20399 # number of ReadReq MSHR misses 211411336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_misses::writebacks 1 # number of WritebackDirty MSHR misses 211511336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_misses::total 1 # number of WritebackDirty MSHR misses 211611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 726483 # number of HardPFReq MSHR misses 211711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 726483 # number of HardPFReq MSHR misses 211811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 222957 # number of UpgradeReq MSHR misses 211911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 222957 # number of UpgradeReq MSHR misses 212011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 198797 # number of SCUpgradeReq MSHR misses 212111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 198797 # number of SCUpgradeReq MSHR misses 212211336Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 5 # number of SCUpgradeFailReq MSHR misses 212311336Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 5 # number of SCUpgradeFailReq MSHR misses 212411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 242678 # number of ReadExReq MSHR misses 212511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 242678 # number of ReadExReq MSHR misses 212611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 686876 # number of ReadCleanReq MSHR misses 212711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::total 686876 # number of ReadCleanReq MSHR misses 212811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 966785 # number of ReadSharedReq MSHR misses 212911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::total 966785 # number of ReadSharedReq MSHR misses 213011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data 262056 # number of InvalidateReq MSHR misses 213111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::total 262056 # number of InvalidateReq MSHR misses 213211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 11967 # number of demand (read+write) MSHR misses 213311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 8432 # number of demand (read+write) MSHR misses 213411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 686876 # number of demand (read+write) MSHR misses 213511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1209463 # number of demand (read+write) MSHR misses 213611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::total 1916738 # number of demand (read+write) MSHR misses 213711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 11967 # number of overall MSHR misses 213811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 8432 # number of overall MSHR misses 213911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 686876 # number of overall MSHR misses 214011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1209463 # number of overall MSHR misses 214111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 726483 # number of overall MSHR misses 214211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::total 2643221 # number of overall MSHR misses 214311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 214411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 6731 # number of ReadReq MSHR uncacheable 214511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 6824 # number of ReadReq MSHR uncacheable 214611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 7202 # number of WriteReq MSHR uncacheable 214711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 7202 # number of WriteReq MSHR uncacheable 214811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 214911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 13933 # number of overall MSHR uncacheable misses 215011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 14026 # number of overall MSHR uncacheable misses 215111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 476583000 # number of ReadReq MSHR miss cycles 215211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 386118000 # number of ReadReq MSHR miss cycles 215311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 862701000 # number of ReadReq MSHR miss cycles 215411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 38725078481 # number of HardPFReq MSHR miss cycles 215511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 38725078481 # number of HardPFReq MSHR miss cycles 215611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 7000085492 # number of UpgradeReq MSHR miss cycles 215711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 7000085492 # number of UpgradeReq MSHR miss cycles 215811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 3849189999 # number of SCUpgradeReq MSHR miss cycles 215911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 3849189999 # number of SCUpgradeReq MSHR miss cycles 216011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 4991000 # number of SCUpgradeFailReq MSHR miss cycles 216111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 4991000 # number of SCUpgradeFailReq MSHR miss cycles 216211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 11472999499 # number of ReadExReq MSHR miss cycles 216311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 11472999499 # number of ReadExReq MSHR miss cycles 216411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 20453639500 # number of ReadCleanReq MSHR miss cycles 216511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 20453639500 # number of ReadCleanReq MSHR miss cycles 216611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 32473658989 # number of ReadSharedReq MSHR miss cycles 216711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 32473658989 # number of ReadSharedReq MSHR miss cycles 216811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data 13075073000 # number of InvalidateReq MSHR miss cycles 216911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total 13075073000 # number of InvalidateReq MSHR miss cycles 217011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 476583000 # number of demand (read+write) MSHR miss cycles 217111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 386118000 # number of demand (read+write) MSHR miss cycles 217211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 20453639500 # number of demand (read+write) MSHR miss cycles 217311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 43946658488 # number of demand (read+write) MSHR miss cycles 217411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 65262998988 # number of demand (read+write) MSHR miss cycles 217511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 476583000 # number of overall MSHR miss cycles 217611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 386118000 # number of overall MSHR miss cycles 217711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 20453639500 # number of overall MSHR miss cycles 217811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 43946658488 # number of overall MSHR miss cycles 217911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 38725078481 # number of overall MSHR miss cycles 218011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 103988077469 # number of overall MSHR miss cycles 218111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 12337000 # number of ReadReq MSHR uncacheable cycles 218211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 785396000 # number of ReadReq MSHR uncacheable cycles 218311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 797733000 # number of ReadReq MSHR uncacheable cycles 218411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 962364500 # number of WriteReq MSHR uncacheable cycles 218511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 962364500 # number of WriteReq MSHR uncacheable cycles 218611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 12337000 # number of overall MSHR uncacheable cycles 218711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1747760500 # number of overall MSHR uncacheable cycles 218811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1760097500 # number of overall MSHR uncacheable cycles 218911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.021224 # mshr miss rate for ReadReq accesses 219011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.048333 # mshr miss rate for ReadReq accesses 219111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.027630 # mshr miss rate for ReadReq accesses 219211336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_miss_rate::writebacks 0.000000 # mshr miss rate for WritebackDirty accesses 219311336Sandreas.hansson@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_miss_rate::total 0.000000 # mshr miss rate for WritebackDirty accesses 219410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 219510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 219611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.997463 # mshr miss rate for UpgradeReq accesses 219711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.997463 # mshr miss rate for UpgradeReq accesses 219811201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeReq accesses 219911201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 220010636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 220110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 220211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.217724 # mshr miss rate for ReadExReq accesses 220311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.217724 # mshr miss rate for ReadExReq accesses 220411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.072919 # mshr miss rate for ReadCleanReq accesses 220511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.072919 # mshr miss rate for ReadCleanReq accesses 220611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.251698 # mshr miss rate for ReadSharedReq accesses 220711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.251698 # mshr miss rate for ReadSharedReq accesses 220811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data 0.578401 # mshr miss rate for InvalidateReq accesses 220911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total 0.578401 # mshr miss rate for InvalidateReq accesses 221011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.021224 # mshr miss rate for demand accesses 221111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.048333 # mshr miss rate for demand accesses 221211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.072919 # mshr miss rate for demand accesses 221311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.244056 # mshr miss rate for demand accesses 221411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.126821 # mshr miss rate for demand accesses 221511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.021224 # mshr miss rate for overall accesses 221611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.048333 # mshr miss rate for overall accesses 221711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.072919 # mshr miss rate for overall accesses 221811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.244056 # mshr miss rate for overall accesses 221910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 222011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.174889 # mshr miss rate for overall accesses 222111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 39824.768112 # average ReadReq mshr miss latency 222211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 45791.982922 # average ReadReq mshr miss latency 222311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 42291.337811 # average ReadReq mshr miss latency 222411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 53304.865332 # average HardPFReq mshr miss latency 222511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 53304.865332 # average HardPFReq mshr miss latency 222611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 31396.571949 # average UpgradeReq mshr miss latency 222711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31396.571949 # average UpgradeReq mshr miss latency 222811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 19362.414921 # average SCUpgradeReq mshr miss latency 222911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19362.414921 # average SCUpgradeReq mshr miss latency 223011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 998200 # average SCUpgradeFailReq mshr miss latency 223111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 998200 # average SCUpgradeFailReq mshr miss latency 223211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 47276.636115 # average ReadExReq mshr miss latency 223311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 47276.636115 # average ReadExReq mshr miss latency 223411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 29777.775756 # average ReadCleanReq mshr miss latency 223511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 29777.775756 # average ReadCleanReq mshr miss latency 223611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 33589.328536 # average ReadSharedReq mshr miss latency 223711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 33589.328536 # average ReadSharedReq mshr miss latency 223811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 49894.194371 # average InvalidateReq mshr miss latency 223911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 49894.194371 # average InvalidateReq mshr miss latency 224011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 39824.768112 # average overall mshr miss latency 224111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 45791.982922 # average overall mshr miss latency 224211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 29777.775756 # average overall mshr miss latency 224311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 36335.678304 # average overall mshr miss latency 224411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 34048.993127 # average overall mshr miss latency 224511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 39824.768112 # average overall mshr miss latency 224611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 45791.982922 # average overall mshr miss latency 224711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 29777.775756 # average overall mshr miss latency 224811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 36335.678304 # average overall mshr miss latency 224911353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 53304.865332 # average overall mshr miss latency 225011353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 39341.423766 # average overall mshr miss latency 225111353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 132655.913978 # average ReadReq mshr uncacheable latency 225211353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 116683.405140 # average ReadReq mshr uncacheable latency 225311353Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 116901.084408 # average ReadReq mshr uncacheable latency 225411353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 133624.618162 # average WriteReq mshr uncacheable latency 225511353Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 133624.618162 # average WriteReq mshr uncacheable latency 225611353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 132655.913978 # average overall mshr uncacheable latency 225711353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 125440.357425 # average overall mshr uncacheable latency 225811353Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 125488.200485 # average overall mshr uncacheable latency 225910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 226011353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_requests 30305906 # Total number of requests made to the snoop filter. 226111353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_requests 15477606 # Number of requests hitting in the snoop filter with a single holder of the requested data. 226211353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_requests 2013 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 226311353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_snoops 2090955 # Total number of snoops made to the snoop filter. 226411353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_snoops 2090626 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 226511353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_snoops 329 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 226611353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 826390 # Transaction distribution 226711353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 14176907 # Transaction distribution 226811353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 7202 # Transaction distribution 226911353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 7202 # Transaction distribution 227011353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackDirty 4434109 # Transaction distribution 227111353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackClean 11439122 # Transaction distribution 227211353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::CleanEvict 2886028 # Transaction distribution 227311353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 940232 # Transaction distribution 227411353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFResp 2 # Transaction distribution 227511353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 438079 # Transaction distribution 227611353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 353355 # Transaction distribution 227711353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 486110 # Transaction distribution 227811353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 75 # Transaction distribution 227911353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 135 # Transaction distribution 228011353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1143505 # Transaction distribution 228111353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 1120857 # Transaction distribution 228211353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadCleanReq 9419724 # Transaction distribution 228311353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadSharedReq 4894979 # Transaction distribution 228411353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateReq 500608 # Transaction distribution 228511353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateResp 453070 # Transaction distribution 228611353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 28258846 # Packet count per connected master and slave (bytes) 228711353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 17165188 # Packet count per connected master and slave (bytes) 228811353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 367696 # Packet count per connected master and slave (bytes) 228911353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1190168 # Packet count per connected master and slave (bytes) 229011353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count::total 46981898 # Packet count per connected master and slave (bytes) 229111353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1205697856 # Cumulative packet size per connected master and slave (bytes) 229211353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 663528133 # Cumulative packet size per connected master and slave (bytes) 229311353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1395656 # Cumulative packet size per connected master and slave (bytes) 229411353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 4510728 # Cumulative packet size per connected master and slave (bytes) 229511353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size::total 1875132373 # Cumulative packet size per connected master and slave (bytes) 229611353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoops 6705692 # Total snoops (count) 229711353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 22548909 # Request fanout histogram 229811353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 0.107052 # Request fanout histogram 229911353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.309227 # Request fanout histogram 230010585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 230111353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 20135326 89.30% 89.30% # Request fanout histogram 230211353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 2413254 10.70% 100.00% # Request fanout histogram 230311353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 329 0.00% 100.00% # Request fanout histogram 230410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 230511138Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 230610827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 230711353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 22548909 # Request fanout histogram 230811353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 30147553476 # Layer occupancy (ticks) 230911201Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 231011353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 176219861 # Layer occupancy (ticks) 231110585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 231211353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.occupancy 14133264904 # Layer occupancy (ticks) 231310585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 231411353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7885730738 # Layer occupancy (ticks) 231510585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 231611353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.occupancy 193298381 # Layer occupancy (ticks) 231710585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 231811353Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.occupancy 626482687 # Layer occupancy (ticks) 231910585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 232011353Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadReq 40387 # Transaction distribution 232111353Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadResp 40387 # Transaction distribution 232211353Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 136979 # Transaction distribution 232311353Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 136979 # Transaction distribution 232411353Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47868 # Packet count per connected master and slave (bytes) 232510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 232611245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 232710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 232810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 232910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 233010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 233110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 233210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 233310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 233410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 233511353Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29756 # Packet count per connected master and slave (bytes) 233610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 233711353Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122958 # Packet count per connected master and slave (bytes) 233811353Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231694 # Packet count per connected master and slave (bytes) 233911353Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231694 # Packet count per connected master and slave (bytes) 234010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 234110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 234211353Sandreas.hansson@arm.comsystem.iobus.pkt_count::total 354732 # Packet count per connected master and slave (bytes) 234311353Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47888 # Cumulative packet size per connected master and slave (bytes) 234410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 234511245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes) 234610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 234710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 234810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 234910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 235010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 235110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 235210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 235310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 235411353Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17674 # Cumulative packet size per connected master and slave (bytes) 235510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 235611353Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155996 # Cumulative packet size per connected master and slave (bytes) 235711353Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7355128 # Cumulative packet size per connected master and slave (bytes) 235811353Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7355128 # Cumulative packet size per connected master and slave (bytes) 235910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 236010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 236111353Sandreas.hansson@arm.comsystem.iobus.pkt_size::total 7513210 # Cumulative packet size per connected master and slave (bytes) 236211353Sandreas.hansson@arm.comsystem.iobus.reqLayer0.occupancy 47188500 # Layer occupancy (ticks) 236310585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 236411353Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 11000 # Layer occupancy (ticks) 236510585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 236611353Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 327500 # Layer occupancy (ticks) 236710585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 236811353Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 9000 # Layer occupancy (ticks) 236910585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 237011353Sandreas.hansson@arm.comsystem.iobus.reqLayer4.occupancy 9000 # Layer occupancy (ticks) 237111245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) 237211353Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 9500 # Layer occupancy (ticks) 237310585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 237411353Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 10000 # Layer occupancy (ticks) 237510585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 237611353Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 8500 # Layer occupancy (ticks) 237710585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 237811336Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 9500 # Layer occupancy (ticks) 237910585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 238011353Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 15000 # Layer occupancy (ticks) 238110585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 238211336Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 9500 # Layer occupancy (ticks) 238310585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 238411353Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 26264003 # Layer occupancy (ticks) 238510585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 238611353Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 36399000 # Layer occupancy (ticks) 238710585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 238811353Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 568799211 # Layer occupancy (ticks) 238910585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 239011353Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 92966000 # Layer occupancy (ticks) 239110585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 239211353Sandreas.hansson@arm.comsystem.iobus.respLayer3.occupancy 148134000 # Layer occupancy (ticks) 239310585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 239410892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 239510585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 239611353Sandreas.hansson@arm.comsystem.iocache.tags.replacements 115828 # number of replacements 239711353Sandreas.hansson@arm.comsystem.iocache.tags.tagsinuse 11.305227 # Cycle average of tags in use 239811336Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 239911353Sandreas.hansson@arm.comsystem.iocache.tags.sampled_refs 115844 # Sample count of references to valid blocks. 240011336Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 240111353Sandreas.hansson@arm.comsystem.iocache.tags.warmup_cycle 9138950806000 # Cycle when the warmup percentage was hit. 240211353Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.834041 # Average occupied blocks per requestor 240311353Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ide 7.471186 # Average occupied blocks per requestor 240411353Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.239628 # Average percentage of cache occupancy 240511353Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.466949 # Average percentage of cache occupancy 240611353Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::total 0.706577 # Average percentage of cache occupancy 240710585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 240810827Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 240910585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 241011353Sandreas.hansson@arm.comsystem.iocache.tags.tag_accesses 1042980 # Number of tag accesses 241111353Sandreas.hansson@arm.comsystem.iocache.tags.data_accesses 1042980 # Number of data accesses 241210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 241311353Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ide 8863 # number of ReadReq misses 241411353Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::total 8900 # number of ReadReq misses 241510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 241610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 241711336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106984 # number of WriteLineReq misses 241811336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 106984 # number of WriteLineReq misses 241910585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 242011353Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ide 8863 # number of demand (read+write) misses 242111353Sandreas.hansson@arm.comsystem.iocache.demand_misses::total 8903 # number of demand (read+write) misses 242210585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 242311353Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ide 8863 # number of overall misses 242411353Sandreas.hansson@arm.comsystem.iocache.overall_misses::total 8903 # number of overall misses 242511353Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5197000 # number of ReadReq miss cycles 242611353Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1710789963 # number of ReadReq miss cycles 242711353Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::total 1715986963 # number of ReadReq miss cycles 242810726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 242910726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 243011353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 13562248248 # number of WriteLineReq miss cycles 243111353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_latency::total 13562248248 # number of WriteLineReq miss cycles 243211353Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5566000 # number of demand (read+write) miss cycles 243311353Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ide 1710789963 # number of demand (read+write) miss cycles 243411353Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::total 1716355963 # number of demand (read+write) miss cycles 243511353Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5566000 # number of overall miss cycles 243611353Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ide 1710789963 # number of overall miss cycles 243711353Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::total 1716355963 # number of overall miss cycles 243810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 243911353Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8863 # number of ReadReq accesses(hits+misses) 244011353Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::total 8900 # number of ReadReq accesses(hits+misses) 244110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 244210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 244311201Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106984 # number of WriteLineReq accesses(hits+misses) 244411201Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106984 # number of WriteLineReq accesses(hits+misses) 244510585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 244611353Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ide 8863 # number of demand (read+write) accesses 244711353Sandreas.hansson@arm.comsystem.iocache.demand_accesses::total 8903 # number of demand (read+write) accesses 244810585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 244911353Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ide 8863 # number of overall (read+write) accesses 245011353Sandreas.hansson@arm.comsystem.iocache.overall_accesses::total 8903 # number of overall (read+write) accesses 245110585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 245210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 245310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 245410585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 245510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 245611336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 245711336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 245810585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 245910585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 246010585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 246110585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 246210585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 246310585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 246411353Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 140459.459459 # average ReadReq miss latency 246511353Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 193026.059235 # average ReadReq miss latency 246611353Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 192807.523933 # average ReadReq miss latency 246710726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 246810726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 246911353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 126768.939729 # average WriteLineReq miss latency 247011353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::total 126768.939729 # average WriteLineReq miss latency 247111353Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139150 # average overall miss latency 247211353Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 193026.059235 # average overall miss latency 247311353Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::total 192784.001236 # average overall miss latency 247411353Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139150 # average overall miss latency 247511353Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 193026.059235 # average overall miss latency 247611353Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::total 192784.001236 # average overall miss latency 247711353Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_mshrs 35587 # number of cycles access was blocked 247810585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 247911353Sandreas.hansson@arm.comsystem.iocache.blocked::no_mshrs 3530 # number of cycles access was blocked 248010585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 248111353Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 10.081303 # average number of cycles each access was blocked 248210585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 248310585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 248410585Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 248511336Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 106950 # number of writebacks 248611336Sandreas.hansson@arm.comsystem.iocache.writebacks::total 106950 # number of writebacks 248710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 248811353Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8863 # number of ReadReq MSHR misses 248911353Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::total 8900 # number of ReadReq MSHR misses 249010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 249110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 249211336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106984 # number of WriteLineReq MSHR misses 249311336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106984 # number of WriteLineReq MSHR misses 249410585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 249511353Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ide 8863 # number of demand (read+write) MSHR misses 249611353Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::total 8903 # number of demand (read+write) MSHR misses 249710585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 249811353Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ide 8863 # number of overall MSHR misses 249911353Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::total 8903 # number of overall MSHR misses 250011353Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3347000 # number of ReadReq MSHR miss cycles 250111353Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1267639963 # number of ReadReq MSHR miss cycles 250211353Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1270986963 # number of ReadReq MSHR miss cycles 250310892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 219000 # number of WriteReq MSHR miss cycles 250410892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 219000 # number of WriteReq MSHR miss cycles 250511353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8206832286 # number of WriteLineReq MSHR miss cycles 250611353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 8206832286 # number of WriteLineReq MSHR miss cycles 250711353Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3566000 # number of demand (read+write) MSHR miss cycles 250811353Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 1267639963 # number of demand (read+write) MSHR miss cycles 250911353Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::total 1271205963 # number of demand (read+write) MSHR miss cycles 251011353Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3566000 # number of overall MSHR miss cycles 251111353Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 1267639963 # number of overall MSHR miss cycles 251211353Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::total 1271205963 # number of overall MSHR miss cycles 251310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 251410585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 251510585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 251610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 251710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 251811336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 251911336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 252010585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 252110585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 252210585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 252310585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 252410585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 252510585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 252611353Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90459.459459 # average ReadReq mshr miss latency 252711353Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 143026.059235 # average ReadReq mshr miss latency 252811353Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 142807.523933 # average ReadReq mshr miss latency 252910892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 73000 # average WriteReq mshr miss latency 253010892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 73000 # average WriteReq mshr miss latency 253111353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 76710.837938 # average WriteLineReq mshr miss latency 253211353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 76710.837938 # average WriteLineReq mshr miss latency 253311353Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89150 # average overall mshr miss latency 253411353Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 143026.059235 # average overall mshr miss latency 253511353Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 142784.001236 # average overall mshr miss latency 253611353Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89150 # average overall mshr miss latency 253711353Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 143026.059235 # average overall mshr miss latency 253811353Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 142784.001236 # average overall mshr miss latency 253910585Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 254011353Sandreas.hansson@arm.comsystem.l2c.tags.replacements 1399797 # number of replacements 254111353Sandreas.hansson@arm.comsystem.l2c.tags.tagsinuse 63464.709741 # Cycle average of tags in use 254211353Sandreas.hansson@arm.comsystem.l2c.tags.total_refs 6644913 # Total number of references to valid blocks. 254311353Sandreas.hansson@arm.comsystem.l2c.tags.sampled_refs 1460922 # Sample count of references to valid blocks. 254411353Sandreas.hansson@arm.comsystem.l2c.tags.avg_refs 4.548438 # Average number of references to valid blocks. 254511353Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 13283135500 # Cycle when the warmup percentage was hit. 254611353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::writebacks 21707.053985 # Average occupied blocks per requestor 254711353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 102.735345 # Average occupied blocks per requestor 254811353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 115.995716 # Average occupied blocks per requestor 254911353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 4966.190479 # Average occupied blocks per requestor 255011353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 4993.948919 # Average occupied blocks per requestor 255111353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 6019.423287 # Average occupied blocks per requestor 255211353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 241.036337 # Average occupied blocks per requestor 255311353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 317.216521 # Average occupied blocks per requestor 255411353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 3872.812023 # Average occupied blocks per requestor 255511353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 8822.287754 # Average occupied blocks per requestor 255611353Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 12306.009376 # Average occupied blocks per requestor 255711353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::writebacks 0.331223 # Average percentage of cache occupancy 255811353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.001568 # Average percentage of cache occupancy 255911353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.001770 # Average percentage of cache occupancy 256011353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.075778 # Average percentage of cache occupancy 256111353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.076202 # Average percentage of cache occupancy 256211353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.091849 # Average percentage of cache occupancy 256311353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.003678 # Average percentage of cache occupancy 256411353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.004840 # Average percentage of cache occupancy 256511353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.059094 # Average percentage of cache occupancy 256611353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.134617 # Average percentage of cache occupancy 256711353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.187775 # Average percentage of cache occupancy 256811353Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::total 0.968395 # Average percentage of cache occupancy 256911353Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1022 10216 # Occupied blocks per task id 257011353Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 187 # Occupied blocks per task id 257111353Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 50722 # Occupied blocks per task id 257211353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::1 2 # Occupied blocks per task id 257311353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::2 140 # Occupied blocks per task id 257411353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::3 3377 # Occupied blocks per task id 257511353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::4 6697 # Occupied blocks per task id 257611353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::2 1 # Occupied blocks per task id 257711353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::3 10 # Occupied blocks per task id 257811353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 176 # Occupied blocks per task id 257911353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 35 # Occupied blocks per task id 258011353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 273 # Occupied blocks per task id 258111353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 2228 # Occupied blocks per task id 258211353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 13666 # Occupied blocks per task id 258311353Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 34520 # Occupied blocks per task id 258411353Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1022 0.155884 # Percentage of cache occupancy per task id 258511353Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.002853 # Percentage of cache occupancy per task id 258611353Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.773956 # Percentage of cache occupancy per task id 258711353Sandreas.hansson@arm.comsystem.l2c.tags.tag_accesses 81151228 # Number of tag accesses 258811353Sandreas.hansson@arm.comsystem.l2c.tags.data_accesses 81151228 # Number of data accesses 258911353Sandreas.hansson@arm.comsystem.l2c.WritebackDirty_hits::writebacks 2809703 # number of WritebackDirty hits 259011353Sandreas.hansson@arm.comsystem.l2c.WritebackDirty_hits::total 2809703 # number of WritebackDirty hits 259111353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 181902 # number of UpgradeReq hits 259211353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 125777 # number of UpgradeReq hits 259311353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::total 307679 # number of UpgradeReq hits 259411353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 42034 # number of SCUpgradeReq hits 259511353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 42908 # number of SCUpgradeReq hits 259611353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::total 84942 # number of SCUpgradeReq hits 259711353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 62506 # number of ReadExReq hits 259811353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 50661 # number of ReadExReq hits 259911353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::total 113167 # number of ReadExReq hits 260011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.dtb.walker 7522 # number of ReadSharedReq hits 260111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.itb.walker 5409 # number of ReadSharedReq hits 260211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.inst 680705 # number of ReadSharedReq hits 260311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.data 645150 # number of ReadSharedReq hits 260411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 332678 # number of ReadSharedReq hits 260511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.dtb.walker 6067 # number of ReadSharedReq hits 260611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.itb.walker 4079 # number of ReadSharedReq hits 260711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.inst 638595 # number of ReadSharedReq hits 260811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.data 567372 # number of ReadSharedReq hits 260911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 305148 # number of ReadSharedReq hits 261011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::total 3192725 # number of ReadSharedReq hits 261111353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_hits::cpu0.data 139615 # number of InvalidateReq hits 261211353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_hits::cpu1.data 131240 # number of InvalidateReq hits 261311353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_hits::total 270855 # number of InvalidateReq hits 261411353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 7522 # number of demand (read+write) hits 261511353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 5409 # number of demand (read+write) hits 261611353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.inst 680705 # number of demand (read+write) hits 261711353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.data 707656 # number of demand (read+write) hits 261811353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 332678 # number of demand (read+write) hits 261911353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 6067 # number of demand (read+write) hits 262011353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 4079 # number of demand (read+write) hits 262111353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.inst 638595 # number of demand (read+write) hits 262211353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.data 618033 # number of demand (read+write) hits 262311353Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 305148 # number of demand (read+write) hits 262411353Sandreas.hansson@arm.comsystem.l2c.demand_hits::total 3305892 # number of demand (read+write) hits 262511353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 7522 # number of overall hits 262611353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 5409 # number of overall hits 262711353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.inst 680705 # number of overall hits 262811353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.data 707656 # number of overall hits 262911353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 332678 # number of overall hits 263011353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 6067 # number of overall hits 263111353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 4079 # number of overall hits 263211353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.inst 638595 # number of overall hits 263311353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.data 618033 # number of overall hits 263411353Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 305148 # number of overall hits 263511353Sandreas.hansson@arm.comsystem.l2c.overall_hits::total 3305892 # number of overall hits 263611353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 64206 # number of UpgradeReq misses 263711353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 62132 # number of UpgradeReq misses 263811353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::total 126338 # number of UpgradeReq misses 263911353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 12168 # number of SCUpgradeReq misses 264011353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 12142 # number of SCUpgradeReq misses 264111353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::total 24310 # number of SCUpgradeReq misses 264211353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 79720 # number of ReadExReq misses 264311353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 52688 # number of ReadExReq misses 264411353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::total 132408 # number of ReadExReq misses 264511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.dtb.walker 1937 # number of ReadSharedReq misses 264611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.itb.walker 1561 # number of ReadSharedReq misses 264711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.inst 72587 # number of ReadSharedReq misses 264811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.data 131602 # number of ReadSharedReq misses 264911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 238730 # number of ReadSharedReq misses 265011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.dtb.walker 2112 # number of ReadSharedReq misses 265111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.itb.walker 1907 # number of ReadSharedReq misses 265211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.inst 48281 # number of ReadSharedReq misses 265311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.data 118892 # number of ReadSharedReq misses 265411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 199183 # number of ReadSharedReq misses 265511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::total 816792 # number of ReadSharedReq misses 265611353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_misses::cpu0.data 443932 # number of InvalidateReq misses 265711353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_misses::cpu1.data 119113 # number of InvalidateReq misses 265811353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_misses::total 563045 # number of InvalidateReq misses 265911353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 1937 # number of demand (read+write) misses 266011353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 1561 # number of demand (read+write) misses 266111353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.inst 72587 # number of demand (read+write) misses 266211353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.data 211322 # number of demand (read+write) misses 266311353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 238730 # number of demand (read+write) misses 266411353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 2112 # number of demand (read+write) misses 266511353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.itb.walker 1907 # number of demand (read+write) misses 266611353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.inst 48281 # number of demand (read+write) misses 266711353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.data 171580 # number of demand (read+write) misses 266811353Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 199183 # number of demand (read+write) misses 266911353Sandreas.hansson@arm.comsystem.l2c.demand_misses::total 949200 # number of demand (read+write) misses 267011353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 1937 # number of overall misses 267111353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 1561 # number of overall misses 267211353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.inst 72587 # number of overall misses 267311353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.data 211322 # number of overall misses 267411353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 238730 # number of overall misses 267511353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 2112 # number of overall misses 267611353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.itb.walker 1907 # number of overall misses 267711353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.inst 48281 # number of overall misses 267811353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.data 171580 # number of overall misses 267911353Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 199183 # number of overall misses 268011353Sandreas.hansson@arm.comsystem.l2c.overall_misses::total 949200 # number of overall misses 268111353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 1150609000 # number of UpgradeReq miss cycles 268211353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 1077871000 # number of UpgradeReq miss cycles 268311353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::total 2228480000 # number of UpgradeReq miss cycles 268411353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 192622500 # number of SCUpgradeReq miss cycles 268511353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 197330500 # number of SCUpgradeReq miss cycles 268611353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 389953000 # number of SCUpgradeReq miss cycles 268711353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 11022660500 # number of ReadExReq miss cycles 268811353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 7093820500 # number of ReadExReq miss cycles 268911353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::total 18116481000 # number of ReadExReq miss cycles 269011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 272199000 # number of ReadSharedReq miss cycles 269111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 220485500 # number of ReadSharedReq miss cycles 269211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.inst 9769762500 # number of ReadSharedReq miss cycles 269311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.data 18492608500 # number of ReadSharedReq miss cycles 269411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 41827968898 # number of ReadSharedReq miss cycles 269511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 294211000 # number of ReadSharedReq miss cycles 269611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 267576500 # number of ReadSharedReq miss cycles 269711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.inst 6491475500 # number of ReadSharedReq miss cycles 269811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.data 16608783999 # number of ReadSharedReq miss cycles 269911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 33224201492 # number of ReadSharedReq miss cycles 270011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::total 127469272889 # number of ReadSharedReq miss cycles 270111353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_miss_latency::cpu0.data 140111000 # number of InvalidateReq miss cycles 270211353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_miss_latency::cpu1.data 126265000 # number of InvalidateReq miss cycles 270311353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_miss_latency::total 266376000 # number of InvalidateReq miss cycles 270411353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 272199000 # number of demand (read+write) miss cycles 270511353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 220485500 # number of demand (read+write) miss cycles 270611353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 9769762500 # number of demand (read+write) miss cycles 270711353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.data 29515269000 # number of demand (read+write) miss cycles 270811353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 41827968898 # number of demand (read+write) miss cycles 270911353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 294211000 # number of demand (read+write) miss cycles 271011353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 267576500 # number of demand (read+write) miss cycles 271111353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 6491475500 # number of demand (read+write) miss cycles 271211353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.data 23702604499 # number of demand (read+write) miss cycles 271311353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 33224201492 # number of demand (read+write) miss cycles 271411353Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::total 145585753889 # number of demand (read+write) miss cycles 271511353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 272199000 # number of overall miss cycles 271611353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 220485500 # number of overall miss cycles 271711353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 9769762500 # number of overall miss cycles 271811353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.data 29515269000 # number of overall miss cycles 271911353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 41827968898 # number of overall miss cycles 272011353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 294211000 # number of overall miss cycles 272111353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 267576500 # number of overall miss cycles 272211353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 6491475500 # number of overall miss cycles 272311353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.data 23702604499 # number of overall miss cycles 272411353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 33224201492 # number of overall miss cycles 272511353Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::total 145585753889 # number of overall miss cycles 272611353Sandreas.hansson@arm.comsystem.l2c.WritebackDirty_accesses::writebacks 2809703 # number of WritebackDirty accesses(hits+misses) 272711353Sandreas.hansson@arm.comsystem.l2c.WritebackDirty_accesses::total 2809703 # number of WritebackDirty accesses(hits+misses) 272811353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 246108 # number of UpgradeReq accesses(hits+misses) 272911353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 187909 # number of UpgradeReq accesses(hits+misses) 273011353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::total 434017 # number of UpgradeReq accesses(hits+misses) 273111353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 54202 # number of SCUpgradeReq accesses(hits+misses) 273211353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 55050 # number of SCUpgradeReq accesses(hits+misses) 273311353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::total 109252 # number of SCUpgradeReq accesses(hits+misses) 273411353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 142226 # number of ReadExReq accesses(hits+misses) 273511353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 103349 # number of ReadExReq accesses(hits+misses) 273611353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::total 245575 # number of ReadExReq accesses(hits+misses) 273711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 9459 # number of ReadSharedReq accesses(hits+misses) 273811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.itb.walker 6970 # number of ReadSharedReq accesses(hits+misses) 273911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.inst 753292 # number of ReadSharedReq accesses(hits+misses) 274011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.data 776752 # number of ReadSharedReq accesses(hits+misses) 274111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 571408 # number of ReadSharedReq accesses(hits+misses) 274211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 8179 # number of ReadSharedReq accesses(hits+misses) 274311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.itb.walker 5986 # number of ReadSharedReq accesses(hits+misses) 274411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.inst 686876 # number of ReadSharedReq accesses(hits+misses) 274511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.data 686264 # number of ReadSharedReq accesses(hits+misses) 274611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 504331 # number of ReadSharedReq accesses(hits+misses) 274711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::total 4009517 # number of ReadSharedReq accesses(hits+misses) 274811353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_accesses::cpu0.data 583547 # number of InvalidateReq accesses(hits+misses) 274911353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_accesses::cpu1.data 250353 # number of InvalidateReq accesses(hits+misses) 275011353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_accesses::total 833900 # number of InvalidateReq accesses(hits+misses) 275111353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 9459 # number of demand (read+write) accesses 275211353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 6970 # number of demand (read+write) accesses 275311353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.inst 753292 # number of demand (read+write) accesses 275411353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.data 918978 # number of demand (read+write) accesses 275511353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 571408 # number of demand (read+write) accesses 275611353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 8179 # number of demand (read+write) accesses 275711353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 5986 # number of demand (read+write) accesses 275811353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.inst 686876 # number of demand (read+write) accesses 275911353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.data 789613 # number of demand (read+write) accesses 276011353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 504331 # number of demand (read+write) accesses 276111353Sandreas.hansson@arm.comsystem.l2c.demand_accesses::total 4255092 # number of demand (read+write) accesses 276211353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 9459 # number of overall (read+write) accesses 276311353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 6970 # number of overall (read+write) accesses 276411353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.inst 753292 # number of overall (read+write) accesses 276511353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.data 918978 # number of overall (read+write) accesses 276611353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 571408 # number of overall (read+write) accesses 276711353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 8179 # number of overall (read+write) accesses 276811353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 5986 # number of overall (read+write) accesses 276911353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.inst 686876 # number of overall (read+write) accesses 277011353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.data 789613 # number of overall (read+write) accesses 277111353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 504331 # number of overall (read+write) accesses 277211353Sandreas.hansson@arm.comsystem.l2c.overall_accesses::total 4255092 # number of overall (read+write) accesses 277311353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.260885 # miss rate for UpgradeReq accesses 277411353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.330649 # miss rate for UpgradeReq accesses 277511353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.291090 # miss rate for UpgradeReq accesses 277611353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.224494 # miss rate for SCUpgradeReq accesses 277711353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.220563 # miss rate for SCUpgradeReq accesses 277811353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.222513 # miss rate for SCUpgradeReq accesses 277911353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.560516 # miss rate for ReadExReq accesses 278011353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.509807 # miss rate for ReadExReq accesses 278111353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.539175 # miss rate for ReadExReq accesses 278211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.204779 # miss rate for ReadSharedReq accesses 278311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.223960 # miss rate for ReadSharedReq accesses 278411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.096360 # miss rate for ReadSharedReq accesses 278511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.169426 # miss rate for ReadSharedReq accesses 278611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.417793 # miss rate for ReadSharedReq accesses 278711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.258222 # miss rate for ReadSharedReq accesses 278811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.318577 # miss rate for ReadSharedReq accesses 278911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.070291 # miss rate for ReadSharedReq accesses 279011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.173245 # miss rate for ReadSharedReq accesses 279111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.394945 # miss rate for ReadSharedReq accesses 279211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::total 0.203713 # miss rate for ReadSharedReq accesses 279311353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_miss_rate::cpu0.data 0.760748 # miss rate for InvalidateReq accesses 279411353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_miss_rate::cpu1.data 0.475780 # miss rate for InvalidateReq accesses 279511353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_miss_rate::total 0.675195 # miss rate for InvalidateReq accesses 279611353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.204779 # miss rate for demand accesses 279711353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.223960 # miss rate for demand accesses 279811353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.096360 # miss rate for demand accesses 279911353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.229953 # miss rate for demand accesses 280011353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.417793 # miss rate for demand accesses 280111353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.258222 # miss rate for demand accesses 280211353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.318577 # miss rate for demand accesses 280311353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.070291 # miss rate for demand accesses 280411353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.217296 # miss rate for demand accesses 280511353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.394945 # miss rate for demand accesses 280611353Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::total 0.223074 # miss rate for demand accesses 280711353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.204779 # miss rate for overall accesses 280811353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.223960 # miss rate for overall accesses 280911353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.096360 # miss rate for overall accesses 281011353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.229953 # miss rate for overall accesses 281111353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.417793 # miss rate for overall accesses 281211353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.258222 # miss rate for overall accesses 281311353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.318577 # miss rate for overall accesses 281411353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.070291 # miss rate for overall accesses 281511353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.217296 # miss rate for overall accesses 281611353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.394945 # miss rate for overall accesses 281711353Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::total 0.223074 # miss rate for overall accesses 281811353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 17920.583746 # average UpgradeReq miss latency 281911353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 17348.081504 # average UpgradeReq miss latency 282011353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 17639.031804 # average UpgradeReq miss latency 282111353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 15830.251479 # average SCUpgradeReq miss latency 282211353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 16251.894251 # average SCUpgradeReq miss latency 282311353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 16040.847388 # average SCUpgradeReq miss latency 282411353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 138267.191420 # average ReadExReq miss latency 282511353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 134638.257288 # average ReadExReq miss latency 282611353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 136823.160232 # average ReadExReq miss latency 282711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 140526.071244 # average ReadSharedReq miss latency 282811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 141246.316464 # average ReadSharedReq miss latency 282911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 134593.832229 # average ReadSharedReq miss latency 283011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 140519.205635 # average ReadSharedReq miss latency 283111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 175210.358556 # average ReadSharedReq miss latency 283211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 139304.450758 # average ReadSharedReq miss latency 283311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 140312.794966 # average ReadSharedReq miss latency 283411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 134451.968683 # average ReadSharedReq miss latency 283511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 139696.396721 # average ReadSharedReq miss latency 283611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 166802.395245 # average ReadSharedReq miss latency 283711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::total 156060.873379 # average ReadSharedReq miss latency 283811353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::cpu0.data 315.613653 # average InvalidateReq miss latency 283911353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::cpu1.data 1060.043824 # average InvalidateReq miss latency 284011353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::total 473.098953 # average InvalidateReq miss latency 284111353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 140526.071244 # average overall miss latency 284211353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 141246.316464 # average overall miss latency 284311353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 134593.832229 # average overall miss latency 284411353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 139669.646322 # average overall miss latency 284511353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 175210.358556 # average overall miss latency 284611353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 139304.450758 # average overall miss latency 284711353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 140312.794966 # average overall miss latency 284811353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 134451.968683 # average overall miss latency 284911353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 138143.166447 # average overall miss latency 285011353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 166802.395245 # average overall miss latency 285111353Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::total 153377.321838 # average overall miss latency 285211353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 140526.071244 # average overall miss latency 285311353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 141246.316464 # average overall miss latency 285411353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 134593.832229 # average overall miss latency 285511353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 139669.646322 # average overall miss latency 285611353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 175210.358556 # average overall miss latency 285711353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 139304.450758 # average overall miss latency 285811353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 140312.794966 # average overall miss latency 285911353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 134451.968683 # average overall miss latency 286011353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 138143.166447 # average overall miss latency 286111353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 166802.395245 # average overall miss latency 286211353Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::total 153377.321838 # average overall miss latency 286311353Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_mshrs 1015 # number of cycles access was blocked 286410515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 286511353Sandreas.hansson@arm.comsystem.l2c.blocked::no_mshrs 9 # number of cycles access was blocked 286610515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 286711353Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs 112.777778 # average number of cycles each access was blocked 286810515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 286910515SAli.Saidi@ARM.comsystem.l2c.fast_writes 0 # number of fast writes performed 287010515SAli.Saidi@ARM.comsystem.l2c.cache_copies 0 # number of cache copies performed 287111353Sandreas.hansson@arm.comsystem.l2c.writebacks::writebacks 1090140 # number of writebacks 287211353Sandreas.hansson@arm.comsystem.l2c.writebacks::total 1090140 # number of writebacks 287311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.inst 179 # number of ReadSharedReq MSHR hits 287411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.data 23 # number of ReadSharedReq MSHR hits 287511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.inst 207 # number of ReadSharedReq MSHR hits 287611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.data 18 # number of ReadSharedReq MSHR hits 287711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::total 427 # number of ReadSharedReq MSHR hits 287811353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 179 # number of demand (read+write) MSHR hits 287911353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.data 23 # number of demand (read+write) MSHR hits 288011353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 207 # number of demand (read+write) MSHR hits 288111353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.data 18 # number of demand (read+write) MSHR hits 288211353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::total 427 # number of demand (read+write) MSHR hits 288311353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 179 # number of overall MSHR hits 288411353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.data 23 # number of overall MSHR hits 288511353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 207 # number of overall MSHR hits 288611353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.data 18 # number of overall MSHR hits 288711353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::total 427 # number of overall MSHR hits 288811353Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_misses::writebacks 54511 # number of CleanEvict MSHR misses 288911353Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_misses::total 54511 # number of CleanEvict MSHR misses 289011353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 64206 # number of UpgradeReq MSHR misses 289111353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 62132 # number of UpgradeReq MSHR misses 289211353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 126338 # number of UpgradeReq MSHR misses 289311353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 12168 # number of SCUpgradeReq MSHR misses 289411353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 12142 # number of SCUpgradeReq MSHR misses 289511353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 24310 # number of SCUpgradeReq MSHR misses 289611353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 79720 # number of ReadExReq MSHR misses 289711353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 52688 # number of ReadExReq MSHR misses 289811353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::total 132408 # number of ReadExReq MSHR misses 289911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 1937 # number of ReadSharedReq MSHR misses 290011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 1561 # number of ReadSharedReq MSHR misses 290111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.inst 72408 # number of ReadSharedReq MSHR misses 290211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 131579 # number of ReadSharedReq MSHR misses 290311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 238730 # number of ReadSharedReq MSHR misses 290411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 2112 # number of ReadSharedReq MSHR misses 290511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 1907 # number of ReadSharedReq MSHR misses 290611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.inst 48074 # number of ReadSharedReq MSHR misses 290711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 118874 # number of ReadSharedReq MSHR misses 290811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 199183 # number of ReadSharedReq MSHR misses 290911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::total 816365 # number of ReadSharedReq MSHR misses 291011353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_misses::cpu0.data 443932 # number of InvalidateReq MSHR misses 291111353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_misses::cpu1.data 119113 # number of InvalidateReq MSHR misses 291211353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_misses::total 563045 # number of InvalidateReq MSHR misses 291311353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 1937 # number of demand (read+write) MSHR misses 291411353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 1561 # number of demand (read+write) MSHR misses 291511353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 72408 # number of demand (read+write) MSHR misses 291611353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 211299 # number of demand (read+write) MSHR misses 291711353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 238730 # number of demand (read+write) MSHR misses 291811353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 2112 # number of demand (read+write) MSHR misses 291911353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 1907 # number of demand (read+write) MSHR misses 292011353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 48074 # number of demand (read+write) MSHR misses 292111353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 171562 # number of demand (read+write) MSHR misses 292211353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 199183 # number of demand (read+write) MSHR misses 292311353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::total 948773 # number of demand (read+write) MSHR misses 292411353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 1937 # number of overall MSHR misses 292511353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 1561 # number of overall MSHR misses 292611353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 72408 # number of overall MSHR misses 292711353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 211299 # number of overall MSHR misses 292811353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 238730 # number of overall MSHR misses 292911353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 2112 # number of overall MSHR misses 293011353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 1907 # number of overall MSHR misses 293111353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 48074 # number of overall MSHR misses 293211353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 171562 # number of overall MSHR misses 293311353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 199183 # number of overall MSHR misses 293411353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::total 948773 # number of overall MSHR misses 293511138Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 52309 # number of ReadReq MSHR uncacheable 293611353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 32143 # number of ReadReq MSHR uncacheable 293711353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 293811353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 6729 # number of ReadReq MSHR uncacheable 293911353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::total 91274 # number of ReadReq MSHR uncacheable 294011353Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 31553 # number of WriteReq MSHR uncacheable 294111353Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 7202 # number of WriteReq MSHR uncacheable 294211353Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::total 38755 # number of WriteReq MSHR uncacheable 294311138Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 52309 # number of overall MSHR uncacheable misses 294411353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 63696 # number of overall MSHR uncacheable misses 294511353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 294611353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 13931 # number of overall MSHR uncacheable misses 294711353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::total 130029 # number of overall MSHR uncacheable misses 294811353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 4544765997 # number of UpgradeReq MSHR miss cycles 294911353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 4377476492 # number of UpgradeReq MSHR miss cycles 295011353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 8922242489 # number of UpgradeReq MSHR miss cycles 295111353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 896994500 # number of SCUpgradeReq MSHR miss cycles 295211353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 892131500 # number of SCUpgradeReq MSHR miss cycles 295311353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 1789126000 # number of SCUpgradeReq MSHR miss cycles 295411353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 10225195953 # number of ReadExReq MSHR miss cycles 295511353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 6566674837 # number of ReadExReq MSHR miss cycles 295611353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 16791870790 # number of ReadExReq MSHR miss cycles 295711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 252817523 # number of ReadSharedReq MSHR miss cycles 295811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 204866519 # number of ReadSharedReq MSHR miss cycles 295911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 9025630028 # number of ReadSharedReq MSHR miss cycles 296011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 17172972916 # number of ReadSharedReq MSHR miss cycles 296111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 39438396932 # number of ReadSharedReq MSHR miss cycles 296211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 273086509 # number of ReadSharedReq MSHR miss cycles 296311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 248503510 # number of ReadSharedReq MSHR miss cycles 296411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 5986913295 # number of ReadSharedReq MSHR miss cycles 296511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 15417511413 # number of ReadSharedReq MSHR miss cycles 296611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 31231074499 # number of ReadSharedReq MSHR miss cycles 296711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::total 119251773144 # number of ReadSharedReq MSHR miss cycles 296811353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::cpu0.data 31065864000 # number of InvalidateReq MSHR miss cycles 296911353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::cpu1.data 8291731997 # number of InvalidateReq MSHR miss cycles 297011353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::total 39357595997 # number of InvalidateReq MSHR miss cycles 297111353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 252817523 # number of demand (read+write) MSHR miss cycles 297211353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 204866519 # number of demand (read+write) MSHR miss cycles 297311353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 9025630028 # number of demand (read+write) MSHR miss cycles 297411353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 27398168869 # number of demand (read+write) MSHR miss cycles 297511353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 39438396932 # number of demand (read+write) MSHR miss cycles 297611353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 273086509 # number of demand (read+write) MSHR miss cycles 297711353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 248503510 # number of demand (read+write) MSHR miss cycles 297811353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 5986913295 # number of demand (read+write) MSHR miss cycles 297911353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 21984186250 # number of demand (read+write) MSHR miss cycles 298011353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 31231074499 # number of demand (read+write) MSHR miss cycles 298111353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::total 136043643934 # number of demand (read+write) MSHR miss cycles 298211353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 252817523 # number of overall MSHR miss cycles 298311353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 204866519 # number of overall MSHR miss cycles 298411353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 9025630028 # number of overall MSHR miss cycles 298511353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 27398168869 # number of overall MSHR miss cycles 298611353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 39438396932 # number of overall MSHR miss cycles 298711353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 273086509 # number of overall MSHR miss cycles 298811353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 248503510 # number of overall MSHR miss cycles 298911353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 5986913295 # number of overall MSHR miss cycles 299011353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 21984186250 # number of overall MSHR miss cycles 299111353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 31231074499 # number of overall MSHR miss cycles 299211353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::total 136043643934 # number of overall MSHR miss cycles 299311201Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5897666000 # number of ReadReq MSHR uncacheable cycles 299411353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 5288332558 # number of ReadReq MSHR uncacheable cycles 299511353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 10383500 # number of ReadReq MSHR uncacheable cycles 299611353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 664180522 # number of ReadReq MSHR uncacheable cycles 299711353Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 11860562580 # number of ReadReq MSHR uncacheable cycles 299811353Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 5157955518 # number of WriteReq MSHR uncacheable cycles 299911353Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 839811556 # number of WriteReq MSHR uncacheable cycles 300011353Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::total 5997767074 # number of WriteReq MSHR uncacheable cycles 300111201Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5897666000 # number of overall MSHR uncacheable cycles 300211353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 10446288076 # number of overall MSHR uncacheable cycles 300311353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 10383500 # number of overall MSHR uncacheable cycles 300411353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 1503992078 # number of overall MSHR uncacheable cycles 300511353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 17858329654 # number of overall MSHR uncacheable cycles 300610892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 300710892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 300811353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.260885 # mshr miss rate for UpgradeReq accesses 300911353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.330649 # mshr miss rate for UpgradeReq accesses 301011353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.291090 # mshr miss rate for UpgradeReq accesses 301111353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.224494 # mshr miss rate for SCUpgradeReq accesses 301211353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.220563 # mshr miss rate for SCUpgradeReq accesses 301311353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.222513 # mshr miss rate for SCUpgradeReq accesses 301411353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.560516 # mshr miss rate for ReadExReq accesses 301511353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.509807 # mshr miss rate for ReadExReq accesses 301611353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.539175 # mshr miss rate for ReadExReq accesses 301711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.204779 # mshr miss rate for ReadSharedReq accesses 301811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.223960 # mshr miss rate for ReadSharedReq accesses 301911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.096122 # mshr miss rate for ReadSharedReq accesses 302011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.169396 # mshr miss rate for ReadSharedReq accesses 302111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.417793 # mshr miss rate for ReadSharedReq accesses 302211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.258222 # mshr miss rate for ReadSharedReq accesses 302311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.318577 # mshr miss rate for ReadSharedReq accesses 302411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.069989 # mshr miss rate for ReadSharedReq accesses 302511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.173219 # mshr miss rate for ReadSharedReq accesses 302611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.394945 # mshr miss rate for ReadSharedReq accesses 302711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.203607 # mshr miss rate for ReadSharedReq accesses 302811353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::cpu0.data 0.760748 # mshr miss rate for InvalidateReq accesses 302911353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::cpu1.data 0.475780 # mshr miss rate for InvalidateReq accesses 303011353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::total 0.675195 # mshr miss rate for InvalidateReq accesses 303111353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.204779 # mshr miss rate for demand accesses 303211353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.223960 # mshr miss rate for demand accesses 303311353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.096122 # mshr miss rate for demand accesses 303411353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.229928 # mshr miss rate for demand accesses 303511353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.417793 # mshr miss rate for demand accesses 303611353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.258222 # mshr miss rate for demand accesses 303711353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.318577 # mshr miss rate for demand accesses 303811353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.069989 # mshr miss rate for demand accesses 303911353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.217274 # mshr miss rate for demand accesses 304011353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.394945 # mshr miss rate for demand accesses 304111353Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.222974 # mshr miss rate for demand accesses 304211353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.204779 # mshr miss rate for overall accesses 304311353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.223960 # mshr miss rate for overall accesses 304411353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.096122 # mshr miss rate for overall accesses 304511353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.229928 # mshr miss rate for overall accesses 304611353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.417793 # mshr miss rate for overall accesses 304711353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.258222 # mshr miss rate for overall accesses 304811353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.318577 # mshr miss rate for overall accesses 304911353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.069989 # mshr miss rate for overall accesses 305011353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.217274 # mshr miss rate for overall accesses 305111353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.394945 # mshr miss rate for overall accesses 305211353Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.222974 # mshr miss rate for overall accesses 305311353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 70784.132277 # average UpgradeReq mshr miss latency 305411353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 70454.459731 # average UpgradeReq mshr miss latency 305511353Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 70622.002003 # average UpgradeReq mshr miss latency 305611353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 73717.496713 # average SCUpgradeReq mshr miss latency 305711353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 73474.839400 # average SCUpgradeReq mshr miss latency 305811353Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 73596.297820 # average SCUpgradeReq mshr miss latency 305911353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 128263.872968 # average ReadExReq mshr miss latency 306011353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 124633.215096 # average ReadExReq mshr miss latency 306111353Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 126819.155867 # average ReadExReq mshr miss latency 306211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 130520.146102 # average ReadSharedReq mshr miss latency 306311353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 131240.563101 # average ReadSharedReq mshr miss latency 306411353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 124649.624738 # average ReadSharedReq mshr miss latency 306511353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 130514.541956 # average ReadSharedReq mshr miss latency 306611353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 165200.841671 # average ReadSharedReq mshr miss latency 306711353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 129302.324337 # average ReadSharedReq mshr miss latency 306811353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 130311.227058 # average ReadSharedReq mshr miss latency 306911353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 124535.368286 # average ReadSharedReq mshr miss latency 307011353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 129696.244873 # average ReadSharedReq mshr miss latency 307111353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 156795.883680 # average ReadSharedReq mshr miss latency 307211353Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 146076.538245 # average ReadSharedReq mshr miss latency 307311353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 69978.879648 # average InvalidateReq mshr miss latency 307411353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 69612.317690 # average InvalidateReq mshr miss latency 307511353Sandreas.hansson@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::total 69901.332925 # average InvalidateReq mshr miss latency 307611353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 130520.146102 # average overall mshr miss latency 307711353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 131240.563101 # average overall mshr miss latency 307811353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 124649.624738 # average overall mshr miss latency 307911353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 129665.397702 # average overall mshr miss latency 308011353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 165200.841671 # average overall mshr miss latency 308111353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 129302.324337 # average overall mshr miss latency 308211353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 130311.227058 # average overall mshr miss latency 308311353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 124535.368286 # average overall mshr miss latency 308411353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 128141.349774 # average overall mshr miss latency 308511353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 156795.883680 # average overall mshr miss latency 308611353Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 143389.033978 # average overall mshr miss latency 308711353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 130520.146102 # average overall mshr miss latency 308811353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 131240.563101 # average overall mshr miss latency 308911353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 124649.624738 # average overall mshr miss latency 309011353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 129665.397702 # average overall mshr miss latency 309111353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 165200.841671 # average overall mshr miss latency 309211353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 129302.324337 # average overall mshr miss latency 309311353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 130311.227058 # average overall mshr miss latency 309411353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 124535.368286 # average overall mshr miss latency 309511353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 128141.349774 # average overall mshr miss latency 309611353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 156795.883680 # average overall mshr miss latency 309711353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 143389.033978 # average overall mshr miss latency 309811201Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112746.678392 # average ReadReq mshr uncacheable latency 309911353Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 164525.170581 # average ReadReq mshr uncacheable latency 310011353Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 111650.537634 # average ReadReq mshr uncacheable latency 310111353Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 98704.194085 # average ReadReq mshr uncacheable latency 310211353Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 129944.590793 # average ReadReq mshr uncacheable latency 310311353Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 163469.575571 # average WriteReq mshr uncacheable latency 310411353Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 116608.102749 # average WriteReq mshr uncacheable latency 310511353Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total 154761.116604 # average WriteReq mshr uncacheable latency 310611201Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112746.678392 # average overall mshr uncacheable latency 310711353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 164002.261932 # average overall mshr uncacheable latency 310811353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 111650.537634 # average overall mshr uncacheable latency 310911353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 107960.094609 # average overall mshr uncacheable latency 311011353Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total 137341.128933 # average overall mshr uncacheable latency 311110515SAli.Saidi@ARM.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 311211353Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 91274 # Transaction distribution 311311353Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 916539 # Transaction distribution 311411353Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 38755 # Transaction distribution 311511353Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 38755 # Transaction distribution 311611353Sandreas.hansson@arm.comsystem.membus.trans_dist::WritebackDirty 1197090 # Transaction distribution 311711353Sandreas.hansson@arm.comsystem.membus.trans_dist::CleanEvict 262945 # Transaction distribution 311811353Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 440993 # Transaction distribution 311911353Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeReq 308067 # Transaction distribution 312011336Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 23 # Transaction distribution 312111353Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeFailReq 1 # Transaction distribution 312211353Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 144406 # Transaction distribution 312311353Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 127298 # Transaction distribution 312411353Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadSharedReq 825265 # Transaction distribution 312511353Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateReq 666679 # Transaction distribution 312611353Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122958 # Packet count per connected master and slave (bytes) 312710585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 52 # Packet count per connected master and slave (bytes) 312811353Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 27076 # Packet count per connected master and slave (bytes) 312911353Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4666640 # Packet count per connected master and slave (bytes) 313011353Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 4816726 # Packet count per connected master and slave (bytes) 313111353Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 238694 # Packet count per connected master and slave (bytes) 313211353Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 238694 # Packet count per connected master and slave (bytes) 313311353Sandreas.hansson@arm.comsystem.membus.pkt_count::total 5055420 # Packet count per connected master and slave (bytes) 313411353Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155996 # Cumulative packet size per connected master and slave (bytes) 313510585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1324 # Cumulative packet size per connected master and slave (bytes) 313611353Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 54152 # Cumulative packet size per connected master and slave (bytes) 313711353Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 133490240 # Cumulative packet size per connected master and slave (bytes) 313811353Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 133701712 # Cumulative packet size per connected master and slave (bytes) 313911353Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7291456 # Cumulative packet size per connected master and slave (bytes) 314011353Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 7291456 # Cumulative packet size per connected master and slave (bytes) 314111353Sandreas.hansson@arm.comsystem.membus.pkt_size::total 140993168 # Cumulative packet size per connected master and slave (bytes) 314211353Sandreas.hansson@arm.comsystem.membus.snoops 609728 # Total snoops (count) 314311353Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 3975535 # Request fanout histogram 314410585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 314510585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 314610585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 314710585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 314811353Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 3975535 100.00% 100.00% # Request fanout histogram 314910585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 315010585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 315110585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 315210585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 315311353Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 3975535 # Request fanout histogram 315411353Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 110272997 # Layer occupancy (ticks) 315510585Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 315610892Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 33984 # Layer occupancy (ticks) 315710585Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 315811353Sandreas.hansson@arm.comsystem.membus.reqLayer2.occupancy 22907496 # Layer occupancy (ticks) 315910585Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 316011353Sandreas.hansson@arm.comsystem.membus.reqLayer5.occupancy 8443265855 # Layer occupancy (ticks) 316110585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 316211353Sandreas.hansson@arm.comsystem.membus.respLayer2.occupancy 5364054651 # Layer occupancy (ticks) 316310585Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 316411353Sandreas.hansson@arm.comsystem.membus.respLayer3.occupancy 45386996 # Layer occupancy (ticks) 316510585Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 316611239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 316711239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 316811239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 316911239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 317011239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 317111239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_sys.clock 16667 # Clock period in ticks 317210515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 317310515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 317410515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 317510515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 317610515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 317710515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 317810515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 317910515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 318010515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 318111201Sandreas.hansson@arm.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 318210515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 318310515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 318410515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 318511201Sandreas.hansson@arm.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 318610515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 318710515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 318810515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 318910515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 319010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 319110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 319210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 319310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 319410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 319510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 319610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 319710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 319810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 319910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 320010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 320110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 320210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 320310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 320410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 320510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 320610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 320710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 320810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 320910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 321010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 321110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 321210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 321310515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 321411239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 321511239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 321611239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 321711239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks 321811353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_filter.tot_requests 12590063 # Total number of requests made to the snoop filter. 321911353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_filter.hit_single_requests 6816351 # Number of requests hitting in the snoop filter with a single holder of the requested data. 322011353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_filter.hit_multi_requests 2112405 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 322111353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_filter.tot_snoops 136080 # Total number of snoops made to the snoop filter. 322211353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_filter.hit_single_snoops 123352 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 322311353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_filter.hit_multi_snoops 12728 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 322411353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadReq 91276 # Transaction distribution 322511353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadResp 4889046 # Transaction distribution 322611353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteReq 38755 # Transaction distribution 322711353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteResp 38755 # Transaction distribution 322811353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WritebackDirty 4006843 # Transaction distribution 322911353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WritebackClean 1 # Transaction distribution 323011353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::CleanEvict 3033326 # Transaction distribution 323111353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 740212 # Transaction distribution 323211353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 393009 # Transaction distribution 323311353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 1133221 # Transaction distribution 323411353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 135 # Transaction distribution 323511353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeFailResp 135 # Transaction distribution 323611353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExReq 301958 # Transaction distribution 323711353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExResp 301958 # Transaction distribution 323811353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadSharedReq 4804997 # Transaction distribution 323911353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::InvalidateReq 940884 # Transaction distribution 324011353Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::InvalidateResp 833900 # Transaction distribution 324111353Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 10292862 # Packet count per connected master and slave (bytes) 324211353Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 8190937 # Packet count per connected master and slave (bytes) 324311353Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count::total 18483799 # Packet count per connected master and slave (bytes) 324411353Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 255537947 # Cumulative packet size per connected master and slave (bytes) 324511353Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 200300853 # Cumulative packet size per connected master and slave (bytes) 324611353Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size::total 455838800 # Cumulative packet size per connected master and slave (bytes) 324711353Sandreas.hansson@arm.comsystem.toL2Bus.snoops 3066288 # Total snoops (count) 324811353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::samples 8826957 # Request fanout histogram 324911353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::mean 0.357421 # Request fanout histogram 325011353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.482240 # Request fanout histogram 325110515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 325211353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::0 5684742 64.40% 64.40% # Request fanout histogram 325311353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::1 3129487 35.45% 99.86% # Request fanout histogram 325411353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::2 12728 0.14% 100.00% # Request fanout histogram 325510515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 325611138Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 325710515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 325811353Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::total 8826957 # Request fanout histogram 325911353Sandreas.hansson@arm.comsystem.toL2Bus.reqLayer0.occupancy 9586281743 # Layer occupancy (ticks) 326010515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 326111353Sandreas.hansson@arm.comsystem.toL2Bus.snoopLayer0.occupancy 2585661 # Layer occupancy (ticks) 326210515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 326311353Sandreas.hansson@arm.comsystem.toL2Bus.respLayer0.occupancy 4723415116 # Layer occupancy (ticks) 326410515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 326511353Sandreas.hansson@arm.comsystem.toL2Bus.respLayer1.occupancy 4064152578 # Layer occupancy (ticks) 326610515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 326710515SAli.Saidi@ARM.com 326810515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3269