stats.txt revision 11245
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 311245Sandreas.sandberg@arm.comsim_seconds 47.381683 # Number of seconds simulated 411245Sandreas.sandberg@arm.comsim_ticks 47381683294000 # Number of ticks simulated 511245Sandreas.sandberg@arm.comfinal_tick 47381683294000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711245Sandreas.sandberg@arm.comhost_inst_rate 169119 # Simulator instruction rate (inst/s) 811245Sandreas.sandberg@arm.comhost_op_rate 198983 # Simulator op (including micro ops) rate (op/s) 911245Sandreas.sandberg@arm.comhost_tick_rate 9178439782 # Simulator tick rate (ticks/s) 1011245Sandreas.sandberg@arm.comhost_mem_usage 757568 # Number of bytes of host memory used 1111245Sandreas.sandberg@arm.comhost_seconds 5162.28 # Real time elapsed on the host 1211245Sandreas.sandberg@arm.comsim_insts 873041938 # Number of instructions simulated 1311245Sandreas.sandberg@arm.comsim_ops 1027205539 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu0.dtb.walker 85568 # Number of bytes read from this memory 1711245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 75648 # Number of bytes read from this memory 1811245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu0.inst 7273408 # Number of bytes read from this memory 1911245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu0.data 37833736 # Number of bytes read from this memory 2011245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 11654720 # Number of bytes read from this memory 2111245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu1.dtb.walker 106816 # Number of bytes read from this memory 2211245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu1.itb.walker 96448 # Number of bytes read from this memory 2311245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu1.inst 3691584 # Number of bytes read from this memory 2411245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu1.data 15254352 # Number of bytes read from this memory 2511245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 10772160 # Number of bytes read from this memory 2611245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::realview.ide 424448 # Number of bytes read from this memory 2711245Sandreas.sandberg@arm.comsystem.physmem.bytes_read::total 87268888 # Number of bytes read from this memory 2811245Sandreas.sandberg@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 7273408 # Number of instructions bytes read from this memory 2911245Sandreas.sandberg@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 3691584 # Number of instructions bytes read from this memory 3011245Sandreas.sandberg@arm.comsystem.physmem.bytes_inst_read::total 10964992 # Number of instructions bytes read from this memory 3111245Sandreas.sandberg@arm.comsystem.physmem.bytes_written::writebacks 68656704 # Number of bytes written to this memory 3210827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3310636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3411245Sandreas.sandberg@arm.comsystem.physmem.bytes_written::total 68677288 # Number of bytes written to this memory 3511245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu0.dtb.walker 1337 # Number of read requests responded to by this memory 3611245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu0.itb.walker 1182 # Number of read requests responded to by this memory 3711245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu0.inst 113647 # Number of read requests responded to by this memory 3811245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu0.data 591165 # Number of read requests responded to by this memory 3911245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 182105 # Number of read requests responded to by this memory 4011245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu1.dtb.walker 1669 # Number of read requests responded to by this memory 4111245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu1.itb.walker 1507 # Number of read requests responded to by this memory 4211245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu1.inst 57681 # Number of read requests responded to by this memory 4311245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu1.data 238362 # Number of read requests responded to by this memory 4411245Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 168315 # Number of read requests responded to by this memory 4511245Sandreas.sandberg@arm.comsystem.physmem.num_reads::realview.ide 6632 # Number of read requests responded to by this memory 4611245Sandreas.sandberg@arm.comsystem.physmem.num_reads::total 1363602 # Number of read requests responded to by this memory 4711245Sandreas.sandberg@arm.comsystem.physmem.num_writes::writebacks 1072761 # Number of write requests responded to by this memory 4810827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 4910636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5011245Sandreas.sandberg@arm.comsystem.physmem.num_writes::total 1075335 # Number of write requests responded to by this memory 5111245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu0.dtb.walker 1806 # Total read bandwidth from this memory (bytes/s) 5211245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu0.itb.walker 1597 # Total read bandwidth from this memory (bytes/s) 5311245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu0.inst 153507 # Total read bandwidth from this memory (bytes/s) 5411245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu0.data 798489 # Total read bandwidth from this memory (bytes/s) 5511245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 245975 # Total read bandwidth from this memory (bytes/s) 5611245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu1.dtb.walker 2254 # Total read bandwidth from this memory (bytes/s) 5711245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu1.itb.walker 2036 # Total read bandwidth from this memory (bytes/s) 5811245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu1.inst 77912 # Total read bandwidth from this memory (bytes/s) 5911245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu1.data 321946 # Total read bandwidth from this memory (bytes/s) 6011245Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 227349 # Total read bandwidth from this memory (bytes/s) 6111245Sandreas.sandberg@arm.comsystem.physmem.bw_read::realview.ide 8958 # Total read bandwidth from this memory (bytes/s) 6211245Sandreas.sandberg@arm.comsystem.physmem.bw_read::total 1841828 # Total read bandwidth from this memory (bytes/s) 6311245Sandreas.sandberg@arm.comsystem.physmem.bw_inst_read::cpu0.inst 153507 # Instruction read bandwidth from this memory (bytes/s) 6411245Sandreas.sandberg@arm.comsystem.physmem.bw_inst_read::cpu1.inst 77912 # Instruction read bandwidth from this memory (bytes/s) 6511245Sandreas.sandberg@arm.comsystem.physmem.bw_inst_read::total 231418 # Instruction read bandwidth from this memory (bytes/s) 6611245Sandreas.sandberg@arm.comsystem.physmem.bw_write::writebacks 1449014 # Write bandwidth from this memory (bytes/s) 6711201Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu0.data 434 # Write bandwidth from this memory (bytes/s) 6810636Snilay@cs.wisc.edusystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6911245Sandreas.sandberg@arm.comsystem.physmem.bw_write::total 1449448 # Write bandwidth from this memory (bytes/s) 7011245Sandreas.sandberg@arm.comsystem.physmem.bw_total::writebacks 1449014 # Total bandwidth to/from this memory (bytes/s) 7111245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu0.dtb.walker 1806 # Total bandwidth to/from this memory (bytes/s) 7211245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu0.itb.walker 1597 # Total bandwidth to/from this memory (bytes/s) 7311245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu0.inst 153507 # Total bandwidth to/from this memory (bytes/s) 7411245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu0.data 798923 # Total bandwidth to/from this memory (bytes/s) 7511245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 245975 # Total bandwidth to/from this memory (bytes/s) 7611245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu1.dtb.walker 2254 # Total bandwidth to/from this memory (bytes/s) 7711245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu1.itb.walker 2036 # Total bandwidth to/from this memory (bytes/s) 7811245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu1.inst 77912 # Total bandwidth to/from this memory (bytes/s) 7911245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu1.data 321946 # Total bandwidth to/from this memory (bytes/s) 8011245Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 227349 # Total bandwidth to/from this memory (bytes/s) 8111245Sandreas.sandberg@arm.comsystem.physmem.bw_total::realview.ide 8958 # Total bandwidth to/from this memory (bytes/s) 8211245Sandreas.sandberg@arm.comsystem.physmem.bw_total::total 3291276 # Total bandwidth to/from this memory (bytes/s) 8311245Sandreas.sandberg@arm.comsystem.physmem.readReqs 1363603 # Number of read requests accepted 8411245Sandreas.sandberg@arm.comsystem.physmem.writeReqs 1075335 # Number of write requests accepted 8511245Sandreas.sandberg@arm.comsystem.physmem.readBursts 1363603 # Number of DRAM read bursts, including those serviced by the write queue 8611245Sandreas.sandberg@arm.comsystem.physmem.writeBursts 1075335 # Number of DRAM write bursts, including those merged in the write queue 8711245Sandreas.sandberg@arm.comsystem.physmem.bytesReadDRAM 87237120 # Total number of bytes read from DRAM 8811245Sandreas.sandberg@arm.comsystem.physmem.bytesReadWrQ 33472 # Total number of bytes read from write queue 8911245Sandreas.sandberg@arm.comsystem.physmem.bytesWritten 68675712 # Total number of bytes written to DRAM 9011245Sandreas.sandberg@arm.comsystem.physmem.bytesReadSys 87268952 # Total read bytes from the system interface side 9111245Sandreas.sandberg@arm.comsystem.physmem.bytesWrittenSys 68677288 # Total written bytes from the system interface side 9211245Sandreas.sandberg@arm.comsystem.physmem.servicedByWrQ 523 # Number of DRAM read bursts serviced by the write queue 9311201Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 2246 # Number of DRAM write bursts merged with an existing one 9411245Sandreas.sandberg@arm.comsystem.physmem.neitherReadNorWriteReqs 497625 # Number of requests that are neither read nor write 9511245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::0 80650 # Per bank write bursts 9611245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::1 88729 # Per bank write bursts 9711245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::2 73569 # Per bank write bursts 9811245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::3 80330 # Per bank write bursts 9911245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::4 79168 # Per bank write bursts 10011245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::5 89219 # Per bank write bursts 10111245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::6 76757 # Per bank write bursts 10211245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::7 80146 # Per bank write bursts 10311245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::8 80110 # Per bank write bursts 10411245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::9 145487 # Per bank write bursts 10511245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::10 85462 # Per bank write bursts 10611245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::11 91495 # Per bank write bursts 10711245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::12 74671 # Per bank write bursts 10811245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::13 80575 # Per bank write bursts 10911245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::14 75276 # Per bank write bursts 11011245Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::15 81436 # Per bank write bursts 11111245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::0 65415 # Per bank write bursts 11211245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::1 72062 # Per bank write bursts 11311245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::2 62920 # Per bank write bursts 11411245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::3 67234 # Per bank write bursts 11511245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::4 65543 # Per bank write bursts 11611245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::5 71204 # Per bank write bursts 11711245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::6 63108 # Per bank write bursts 11811245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::7 65618 # Per bank write bursts 11911245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::8 64627 # Per bank write bursts 12011245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::9 73983 # Per bank write bursts 12111245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::10 67070 # Per bank write bursts 12211245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::11 71654 # Per bank write bursts 12311245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::12 63584 # Per bank write bursts 12411245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::13 67795 # Per bank write bursts 12511245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::14 63419 # Per bank write bursts 12611245Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::15 67822 # Per bank write bursts 12710515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12811245Sandreas.sandberg@arm.comsystem.physmem.numWrRetry 20 # Number of times write queue was full causing retry 12911245Sandreas.sandberg@arm.comsystem.physmem.totGap 47381681282500 # Total gap between requests 13010515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13310827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 5 # Read request sizes (log2) 13510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13611245Sandreas.sandberg@arm.comsystem.physmem.readPktSize::6 1363573 # Read request sizes (log2) 13710515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14311245Sandreas.sandberg@arm.comsystem.physmem.writePktSize::6 1072761 # Write request sizes (log2) 14411245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::0 866656 # What read queue length does an incoming req see 14511245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::1 332331 # What read queue length does an incoming req see 14611245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::2 37458 # What read queue length does an incoming req see 14711245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::3 26767 # What read queue length does an incoming req see 14811245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::4 22591 # What read queue length does an incoming req see 14911245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::5 20794 # What read queue length does an incoming req see 15011245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::6 18575 # What read queue length does an incoming req see 15111245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::7 16649 # What read queue length does an incoming req see 15211245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::8 13953 # What read queue length does an incoming req see 15311245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::9 2927 # What read queue length does an incoming req see 15411245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::10 1423 # What read queue length does an incoming req see 15511245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::11 882 # What read queue length does an incoming req see 15611245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::12 650 # What read queue length does an incoming req see 15711245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::13 423 # What read queue length does an incoming req see 15811245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::14 256 # What read queue length does an incoming req see 15911245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::15 225 # What read queue length does an incoming req see 16011245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::16 182 # What read queue length does an incoming req see 16111245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::17 162 # What read queue length does an incoming req see 16211245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::18 96 # What read queue length does an incoming req see 16311245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::19 69 # What read queue length does an incoming req see 16411245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::20 7 # What read queue length does an incoming req see 16511245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see 16611245Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::22 2 # What read queue length does an incoming req see 16711103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 16810515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 16910515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19111245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::15 18197 # What write queue length does an incoming req see 19211245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::16 20578 # What write queue length does an incoming req see 19311245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::17 39692 # What write queue length does an incoming req see 19411245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::18 50721 # What write queue length does an incoming req see 19511245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::19 56749 # What write queue length does an incoming req see 19611245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::20 59564 # What write queue length does an incoming req see 19711245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::21 63294 # What write queue length does an incoming req see 19811245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::22 64512 # What write queue length does an incoming req see 19911245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::23 67169 # What write queue length does an incoming req see 20011245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::24 67826 # What write queue length does an incoming req see 20111245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::25 69607 # What write queue length does an incoming req see 20211245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::26 74517 # What write queue length does an incoming req see 20311245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::27 70375 # What write queue length does an incoming req see 20411245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::28 69942 # What write queue length does an incoming req see 20511245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::29 75013 # What write queue length does an incoming req see 20611245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::30 68273 # What write queue length does an incoming req see 20711245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::31 64139 # What write queue length does an incoming req see 20811245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::32 61949 # What write queue length does an incoming req see 20911245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::33 1753 # What write queue length does an incoming req see 21011245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::34 1150 # What write queue length does an incoming req see 21111245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::35 769 # What write queue length does an incoming req see 21211245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::36 679 # What write queue length does an incoming req see 21311245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::37 563 # What write queue length does an incoming req see 21411245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::38 540 # What write queue length does an incoming req see 21511245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::39 417 # What write queue length does an incoming req see 21611245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::40 363 # What write queue length does an incoming req see 21711201Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 365 # What write queue length does an incoming req see 21811245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::42 392 # What write queue length does an incoming req see 21911245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::43 316 # What write queue length does an incoming req see 22011245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::44 401 # What write queue length does an incoming req see 22111245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::45 286 # What write queue length does an incoming req see 22211245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::46 290 # What write queue length does an incoming req see 22311245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::47 277 # What write queue length does an incoming req see 22411245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::48 275 # What write queue length does an incoming req see 22511245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::49 272 # What write queue length does an incoming req see 22611245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::50 198 # What write queue length does an incoming req see 22711245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::51 211 # What write queue length does an incoming req see 22811245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::52 149 # What write queue length does an incoming req see 22911245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::53 177 # What write queue length does an incoming req see 23011245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::54 141 # What write queue length does an incoming req see 23111245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::55 181 # What write queue length does an incoming req see 23211245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::56 133 # What write queue length does an incoming req see 23311245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::57 104 # What write queue length does an incoming req see 23411201Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 83 # What write queue length does an incoming req see 23511245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::59 100 # What write queue length does an incoming req see 23611245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::60 118 # What write queue length does an incoming req see 23711245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::61 121 # What write queue length does an incoming req see 23811245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::62 76 # What write queue length does an incoming req see 23911245Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::63 57 # What write queue length does an incoming req see 24011245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::samples 845070 # Bytes accessed per row activation 24111245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::mean 184.496716 # Bytes accessed per row activation 24211245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::gmean 112.937858 # Bytes accessed per row activation 24311245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::stdev 245.074486 # Bytes accessed per row activation 24411245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::0-127 518646 61.37% 61.37% # Bytes accessed per row activation 24511245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::128-255 158346 18.74% 80.11% # Bytes accessed per row activation 24611245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::256-383 53030 6.28% 86.39% # Bytes accessed per row activation 24711245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::384-511 28124 3.33% 89.71% # Bytes accessed per row activation 24811245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::512-639 18210 2.15% 91.87% # Bytes accessed per row activation 24911245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::640-767 11789 1.40% 93.26% # Bytes accessed per row activation 25011245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::768-895 8638 1.02% 94.29% # Bytes accessed per row activation 25111245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::896-1023 8488 1.00% 95.29% # Bytes accessed per row activation 25211245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::1024-1151 39799 4.71% 100.00% # Bytes accessed per row activation 25311245Sandreas.sandberg@arm.comsystem.physmem.bytesPerActivate::total 845070 # Bytes accessed per row activation 25411245Sandreas.sandberg@arm.comsystem.physmem.rdPerTurnAround::samples 60101 # Reads before turning the bus around for writes 25511245Sandreas.sandberg@arm.comsystem.physmem.rdPerTurnAround::mean 22.679190 # Reads before turning the bus around for writes 25611245Sandreas.sandberg@arm.comsystem.physmem.rdPerTurnAround::stdev 352.199560 # Reads before turning the bus around for writes 25711245Sandreas.sandberg@arm.comsystem.physmem.rdPerTurnAround::0-4095 60098 100.00% 100.00% # Reads before turning the bus around for writes 25810892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::4096-8191 1 0.00% 100.00% # Reads before turning the bus around for writes 25910892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::24576-28671 1 0.00% 100.00% # Reads before turning the bus around for writes 26011103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::81920-86015 1 0.00% 100.00% # Reads before turning the bus around for writes 26111245Sandreas.sandberg@arm.comsystem.physmem.rdPerTurnAround::total 60101 # Reads before turning the bus around for writes 26211245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::samples 60101 # Writes before turning the bus around for reads 26311245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::mean 17.854245 # Writes before turning the bus around for reads 26411245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::gmean 17.273539 # Writes before turning the bus around for reads 26511245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::stdev 7.223401 # Writes before turning the bus around for reads 26611245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::16-19 56328 93.72% 93.72% # Writes before turning the bus around for reads 26711245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::20-23 1584 2.64% 96.36% # Writes before turning the bus around for reads 26811245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::24-27 235 0.39% 96.75% # Writes before turning the bus around for reads 26911245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::28-31 339 0.56% 97.31% # Writes before turning the bus around for reads 27011245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::32-35 81 0.13% 97.45% # Writes before turning the bus around for reads 27111245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::36-39 304 0.51% 97.95% # Writes before turning the bus around for reads 27211245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::40-43 166 0.28% 98.23% # Writes before turning the bus around for reads 27311245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::44-47 108 0.18% 98.41% # Writes before turning the bus around for reads 27411245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::48-51 84 0.14% 98.55% # Writes before turning the bus around for reads 27511245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::52-55 101 0.17% 98.72% # Writes before turning the bus around for reads 27611245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::56-59 39 0.06% 98.78% # Writes before turning the bus around for reads 27711245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::60-63 59 0.10% 98.88% # Writes before turning the bus around for reads 27811245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::64-67 433 0.72% 99.60% # Writes before turning the bus around for reads 27911245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::68-71 41 0.07% 99.67% # Writes before turning the bus around for reads 28011245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::72-75 33 0.05% 99.72% # Writes before turning the bus around for reads 28111245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::76-79 91 0.15% 99.88% # Writes before turning the bus around for reads 28211245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::80-83 21 0.03% 99.91% # Writes before turning the bus around for reads 28311245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::84-87 3 0.00% 99.92% # Writes before turning the bus around for reads 28411245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::88-91 2 0.00% 99.92% # Writes before turning the bus around for reads 28511245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::96-99 2 0.00% 99.92% # Writes before turning the bus around for reads 28611245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::100-103 2 0.00% 99.93% # Writes before turning the bus around for reads 28711245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::112-115 1 0.00% 99.93% # Writes before turning the bus around for reads 28811245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::120-123 4 0.01% 99.93% # Writes before turning the bus around for reads 28911245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::124-127 1 0.00% 99.94% # Writes before turning the bus around for reads 29011245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::128-131 26 0.04% 99.98% # Writes before turning the bus around for reads 29111245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::132-135 2 0.00% 99.98% # Writes before turning the bus around for reads 29211245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::136-139 1 0.00% 99.98% # Writes before turning the bus around for reads 29311245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::140-143 1 0.00% 99.99% # Writes before turning the bus around for reads 29411245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::144-147 1 0.00% 99.99% # Writes before turning the bus around for reads 29511245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::152-155 2 0.00% 99.99% # Writes before turning the bus around for reads 29611245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::156-159 4 0.01% 100.00% # Writes before turning the bus around for reads 29711245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::164-167 1 0.00% 100.00% # Writes before turning the bus around for reads 29811245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::220-223 1 0.00% 100.00% # Writes before turning the bus around for reads 29911245Sandreas.sandberg@arm.comsystem.physmem.wrPerTurnAround::total 60101 # Writes before turning the bus around for reads 30011245Sandreas.sandberg@arm.comsystem.physmem.totQLat 33864601554 # Total ticks spent queuing 30111245Sandreas.sandberg@arm.comsystem.physmem.totMemAccLat 59422351554 # Total ticks spent from burst creation until serviced by the DRAM 30211245Sandreas.sandberg@arm.comsystem.physmem.totBusLat 6815400000 # Total ticks spent in databus transfers 30311245Sandreas.sandberg@arm.comsystem.physmem.avgQLat 24844.18 # Average queueing delay per DRAM burst 30410515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 30511245Sandreas.sandberg@arm.comsystem.physmem.avgMemAccLat 43594.18 # Average memory access latency per DRAM burst 30611245Sandreas.sandberg@arm.comsystem.physmem.avgRdBW 1.84 # Average DRAM read bandwidth in MiByte/s 30711245Sandreas.sandberg@arm.comsystem.physmem.avgWrBW 1.45 # Average achieved write bandwidth in MiByte/s 30811245Sandreas.sandberg@arm.comsystem.physmem.avgRdBWSys 1.84 # Average system read bandwidth in MiByte/s 30911245Sandreas.sandberg@arm.comsystem.physmem.avgWrBWSys 1.45 # Average system write bandwidth in MiByte/s 31010515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 31111245Sandreas.sandberg@arm.comsystem.physmem.busUtil 0.03 # Data bus utilization in percentage 31211201Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 31310892Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 31411245Sandreas.sandberg@arm.comsystem.physmem.avgRdQLen 1.17 # Average read queue length when enqueuing 31511245Sandreas.sandberg@arm.comsystem.physmem.avgWrQLen 24.94 # Average write queue length when enqueuing 31611245Sandreas.sandberg@arm.comsystem.physmem.readRowHits 1093420 # Number of row buffer hits during reads 31711245Sandreas.sandberg@arm.comsystem.physmem.writeRowHits 497646 # Number of row buffer hits during writes 31811245Sandreas.sandberg@arm.comsystem.physmem.readRowHitRate 80.22 # Row buffer hit rate for reads 31911245Sandreas.sandberg@arm.comsystem.physmem.writeRowHitRate 46.38 # Row buffer hit rate for writes 32011245Sandreas.sandberg@arm.comsystem.physmem.avgGap 19427177.44 # Average gap between requests 32111245Sandreas.sandberg@arm.comsystem.physmem.pageHitRate 65.31 # Row buffer hit rate, read and write combined 32211245Sandreas.sandberg@arm.comsystem.physmem_0.actEnergy 3178488600 # Energy for activate commands per rank (pJ) 32311245Sandreas.sandberg@arm.comsystem.physmem_0.preEnergy 1734294375 # Energy for precharge commands per rank (pJ) 32411245Sandreas.sandberg@arm.comsystem.physmem_0.readEnergy 5058697800 # Energy for read commands per rank (pJ) 32511245Sandreas.sandberg@arm.comsystem.physmem_0.writeEnergy 3454513920 # Energy for write commands per rank (pJ) 32611245Sandreas.sandberg@arm.comsystem.physmem_0.refreshEnergy 3094741185120 # Energy for refresh commands per rank (pJ) 32711245Sandreas.sandberg@arm.comsystem.physmem_0.actBackEnergy 1187868500820 # Energy for active background per rank (pJ) 32811245Sandreas.sandberg@arm.comsystem.physmem_0.preBackEnergy 27387019861500 # Energy for precharge background per rank (pJ) 32911245Sandreas.sandberg@arm.comsystem.physmem_0.totalEnergy 31683055542135 # Total energy per rank (pJ) 33011245Sandreas.sandberg@arm.comsystem.physmem_0.averagePower 668.677294 # Core power per rank (mW) 33111245Sandreas.sandberg@arm.comsystem.physmem_0.memoryStateTime::IDLE 45560417443643 # Time in different power states 33211245Sandreas.sandberg@arm.comsystem.physmem_0.memoryStateTime::REF 1582178520000 # Time in different power states 33310628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 33411245Sandreas.sandberg@arm.comsystem.physmem_0.memoryStateTime::ACT 239087007607 # Time in different power states 33510628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 33611245Sandreas.sandberg@arm.comsystem.physmem_1.actEnergy 3210233040 # Energy for activate commands per rank (pJ) 33711245Sandreas.sandberg@arm.comsystem.physmem_1.preEnergy 1751615250 # Energy for precharge commands per rank (pJ) 33811245Sandreas.sandberg@arm.comsystem.physmem_1.readEnergy 5573178000 # Energy for read commands per rank (pJ) 33911245Sandreas.sandberg@arm.comsystem.physmem_1.writeEnergy 3498901920 # Energy for write commands per rank (pJ) 34011245Sandreas.sandberg@arm.comsystem.physmem_1.refreshEnergy 3094741185120 # Energy for refresh commands per rank (pJ) 34111245Sandreas.sandberg@arm.comsystem.physmem_1.actBackEnergy 1203743481615 # Energy for active background per rank (pJ) 34211245Sandreas.sandberg@arm.comsystem.physmem_1.preBackEnergy 27373094439750 # Energy for precharge background per rank (pJ) 34311245Sandreas.sandberg@arm.comsystem.physmem_1.totalEnergy 31685613034695 # Total energy per rank (pJ) 34411245Sandreas.sandberg@arm.comsystem.physmem_1.averagePower 668.731270 # Core power per rank (mW) 34511245Sandreas.sandberg@arm.comsystem.physmem_1.memoryStateTime::IDLE 45537111526279 # Time in different power states 34611245Sandreas.sandberg@arm.comsystem.physmem_1.memoryStateTime::REF 1582178520000 # Time in different power states 34710628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 34811245Sandreas.sandberg@arm.comsystem.physmem_1.memoryStateTime::ACT 262392956221 # Time in different power states 34910628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 35010636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.inst 704 # Number of bytes read from this memory 35110636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 35210636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.inst 576 # Number of bytes read from this memory 35310636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 35410515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 1324 # Number of bytes read from this memory 35510515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 704 # Number of instructions bytes read from this memory 35610515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 576 # Number of instructions bytes read from this memory 35710515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 1280 # Number of instructions bytes read from this memory 35810636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.inst 11 # Number of read requests responded to by this memory 35910636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 36010636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 36110636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 36210515SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 26 # Number of read requests responded to by this memory 36310636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.inst 15 # Total read bandwidth from this memory (bytes/s) 36410636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 36510515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu1.inst 12 # Total read bandwidth from this memory (bytes/s) 36610636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 36710515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 28 # Total read bandwidth from this memory (bytes/s) 36810515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 15 # Instruction read bandwidth from this memory (bytes/s) 36910515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 12 # Instruction read bandwidth from this memory (bytes/s) 37010515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 27 # Instruction read bandwidth from this memory (bytes/s) 37110636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.inst 15 # Total bandwidth to/from this memory (bytes/s) 37210636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 37310515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu1.inst 12 # Total bandwidth to/from this memory (bytes/s) 37410636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 37510515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 28 # Total bandwidth to/from this memory (bytes/s) 37610585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 37710585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 37810585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 37911201Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1671 # Number of full page size DMA writes. 38011201Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6846976 # Number of bytes transfered via DMA writes. 38111201Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1674 # Number of DMA write transactions. 38211245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.lookups 132357688 # Number of BP lookups 38311245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.condPredicted 93633614 # Number of conditional branches predicted 38411245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.condIncorrect 5912907 # Number of conditional branches incorrect 38511245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.BTBLookups 98988393 # Number of BTB lookups 38611245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.BTBHits 72530253 # Number of BTB hits 38710585Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 38811245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.BTBHitPct 73.271472 # BTB Hit Percentage 38911245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.usedRAS 15763072 # Number of times the RAS was used to get a target. 39011245Sandreas.sandberg@arm.comsystem.cpu0.branchPred.RASInCorrect 1049472 # Number of incorrect RAS predictions. 39110515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 39210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 39310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39410628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39510628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39610628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 40110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 40210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 40310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 40410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 40510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 40610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 40710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 40810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 41110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 41210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 41310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 41410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 41610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 41710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 41810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 41910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 42010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 42111245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walks 265700 # Table walker walks requested 42211245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walksLong 265700 # Table walker walks initiated with long descriptors 42311245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 9033 # Level at which table walker walks with long descriptors terminate 42411245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 73083 # Level at which table walker walks with long descriptors terminate 42511245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 265700 # Table walker wait (enqueue to first request) latency 42611245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0 265700 100.00% 100.00% # Table walker wait (enqueue to first request) latency 42711245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 265700 # Table walker wait (enqueue to first request) latency 42811245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 82116 # Table walker service (enqueue to completion) latency 42911245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 22524.489746 # Table walker service (enqueue to completion) latency 43011245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 20895.928471 # Table walker service (enqueue to completion) latency 43111245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 16961.244602 # Table walker service (enqueue to completion) latency 43211245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::0-65535 81335 99.05% 99.05% # Table walker service (enqueue to completion) latency 43311245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-131071 195 0.24% 99.29% # Table walker service (enqueue to completion) latency 43411245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-196607 500 0.61% 99.90% # Table walker service (enqueue to completion) latency 43511245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-262143 20 0.02% 99.92% # Table walker service (enqueue to completion) latency 43611245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-327679 22 0.03% 99.95% # Table walker service (enqueue to completion) latency 43711245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-393215 13 0.02% 99.96% # Table walker service (enqueue to completion) latency 43811245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-458751 15 0.02% 99.98% # Table walker service (enqueue to completion) latency 43911245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::458752-524287 9 0.01% 99.99% # Table walker service (enqueue to completion) latency 44011245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::524288-589823 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 44111245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::589824-655359 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 44211245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44311245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::720896-786431 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44411245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::total 82116 # Table walker service (enqueue to completion) latency 44511201Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::samples -909613592 # Table walker pending requests distribution 44611201Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::0 -909613592 100.00% 100.00% # Table walker pending requests distribution 44711201Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::total -909613592 # Table walker pending requests distribution 44811245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 73083 89.00% 89.00% # Table walker page sizes translated 44911245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkPageSizes::2M 9033 11.00% 100.00% # Table walker page sizes translated 45011245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 82116 # Table walker page sizes translated 45111245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 265700 # Table walker requests started/completed, data/inst 45210628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 45311245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 265700 # Table walker requests started/completed, data/inst 45411245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 82116 # Table walker requests started/completed, data/inst 45510628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 45611245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 82116 # Table walker requests started/completed, data/inst 45711245Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 347816 # Table walker requests started/completed, data/inst 45810585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 45910585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 46011245Sandreas.sandberg@arm.comsystem.cpu0.dtb.read_hits 86394812 # DTB read hits 46111245Sandreas.sandberg@arm.comsystem.cpu0.dtb.read_misses 220998 # DTB read misses 46211245Sandreas.sandberg@arm.comsystem.cpu0.dtb.write_hits 74903999 # DTB write hits 46311245Sandreas.sandberg@arm.comsystem.cpu0.dtb.write_misses 44702 # DTB write misses 46410585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 46510585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 46611245Sandreas.sandberg@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 39659 # Number of times TLB was flushed by MVA & ASID 46711245Sandreas.sandberg@arm.comsystem.cpu0.dtb.flush_tlb_asid 1029 # Number of times TLB was flushed by ASID 46811245Sandreas.sandberg@arm.comsystem.cpu0.dtb.flush_entries 37665 # Number of entries that have been flushed from TLB 46911245Sandreas.sandberg@arm.comsystem.cpu0.dtb.align_faults 1452 # Number of TLB faults due to alignment restrictions 47011245Sandreas.sandberg@arm.comsystem.cpu0.dtb.prefetch_faults 8673 # Number of TLB faults due to prefetch 47110585Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 47211245Sandreas.sandberg@arm.comsystem.cpu0.dtb.perms_faults 10301 # Number of TLB faults due to permissions restrictions 47311245Sandreas.sandberg@arm.comsystem.cpu0.dtb.read_accesses 86615810 # DTB read accesses 47411245Sandreas.sandberg@arm.comsystem.cpu0.dtb.write_accesses 74948701 # DTB write accesses 47510585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 47611245Sandreas.sandberg@arm.comsystem.cpu0.dtb.hits 161298811 # DTB hits 47711245Sandreas.sandberg@arm.comsystem.cpu0.dtb.misses 265700 # DTB misses 47811245Sandreas.sandberg@arm.comsystem.cpu0.dtb.accesses 161564511 # DTB accesses 47910628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 48010628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 48110628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 48210628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 48310628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 48410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 48510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 48610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 48710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 48810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 48910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 49010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 49110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 49210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 49310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 49410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 49510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 49610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 49710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 49810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 49910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 50010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 50110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 50210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 50310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 50410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 50510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 50610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 50710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 50811245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walks 59769 # Table walker walks requested 50911245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walksLong 59769 # Table walker walks initiated with long descriptors 51011245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 498 # Level at which table walker walks with long descriptors terminate 51111245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 49758 # Level at which table walker walks with long descriptors terminate 51211245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 59769 # Table walker wait (enqueue to first request) latency 51311245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkWaitTime::0 59769 100.00% 100.00% # Table walker wait (enqueue to first request) latency 51411245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 59769 # Table walker wait (enqueue to first request) latency 51511245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::samples 50256 # Table walker service (enqueue to completion) latency 51611245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::mean 25230.221267 # Table walker service (enqueue to completion) latency 51711245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 23083.004989 # Table walker service (enqueue to completion) latency 51811245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 19430.494891 # Table walker service (enqueue to completion) latency 51911245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::0-32767 46691 92.91% 92.91% # Table walker service (enqueue to completion) latency 52011245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::32768-65535 2859 5.69% 98.60% # Table walker service (enqueue to completion) latency 52111245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::65536-98303 7 0.01% 98.61% # Table walker service (enqueue to completion) latency 52211245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::131072-163839 383 0.76% 99.37% # Table walker service (enqueue to completion) latency 52311245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::163840-196607 254 0.51% 99.88% # Table walker service (enqueue to completion) latency 52411245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::196608-229375 9 0.02% 99.89% # Table walker service (enqueue to completion) latency 52511245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::229376-262143 4 0.01% 99.90% # Table walker service (enqueue to completion) latency 52611245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::262144-294911 6 0.01% 99.91% # Table walker service (enqueue to completion) latency 52711245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::294912-327679 25 0.05% 99.96% # Table walker service (enqueue to completion) latency 52811245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-360447 8 0.02% 99.98% # Table walker service (enqueue to completion) latency 52911201Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::360448-393215 5 0.01% 99.99% # Table walker service (enqueue to completion) latency 53011245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::393216-425983 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 53111245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::425984-458751 3 0.01% 100.00% # Table walker service (enqueue to completion) latency 53211245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkCompletionTime::total 50256 # Table walker service (enqueue to completion) latency 53311201Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::samples -910742092 # Table walker pending requests distribution 53411201Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::0 -910742092 100.00% 100.00% # Table walker pending requests distribution 53511201Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::total -910742092 # Table walker pending requests distribution 53611245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 49758 99.01% 99.01% # Table walker page sizes translated 53711245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkPageSizes::2M 498 0.99% 100.00% # Table walker page sizes translated 53811245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 50256 # Table walker page sizes translated 53910628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 54011245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 59769 # Table walker requests started/completed, data/inst 54111245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 59769 # Table walker requests started/completed, data/inst 54210628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 54311245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 50256 # Table walker requests started/completed, data/inst 54411245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 50256 # Table walker requests started/completed, data/inst 54511245Sandreas.sandberg@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 110025 # Table walker requests started/completed, data/inst 54611245Sandreas.sandberg@arm.comsystem.cpu0.itb.inst_hits 238646690 # ITB inst hits 54711245Sandreas.sandberg@arm.comsystem.cpu0.itb.inst_misses 59769 # ITB inst misses 54810585Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 54910585Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 55010585Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 55110585Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 55210585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 55310585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 55411245Sandreas.sandberg@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 39659 # Number of times TLB was flushed by MVA & ASID 55511245Sandreas.sandberg@arm.comsystem.cpu0.itb.flush_tlb_asid 1029 # Number of times TLB was flushed by ASID 55611245Sandreas.sandberg@arm.comsystem.cpu0.itb.flush_entries 27225 # Number of entries that have been flushed from TLB 55710585Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 55810585Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 55910585Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 56011245Sandreas.sandberg@arm.comsystem.cpu0.itb.perms_faults 203945 # Number of TLB faults due to permissions restrictions 56110585Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 56210585Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 56311245Sandreas.sandberg@arm.comsystem.cpu0.itb.inst_accesses 238706459 # ITB inst accesses 56411245Sandreas.sandberg@arm.comsystem.cpu0.itb.hits 238646690 # DTB hits 56511245Sandreas.sandberg@arm.comsystem.cpu0.itb.misses 59769 # DTB misses 56611245Sandreas.sandberg@arm.comsystem.cpu0.itb.accesses 238706459 # DTB accesses 56711245Sandreas.sandberg@arm.comsystem.cpu0.numCycles 1007854766 # number of cpu cycles simulated 56810585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 56910585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 57011245Sandreas.sandberg@arm.comsystem.cpu0.committedInsts 441362500 # Number of instructions committed 57111245Sandreas.sandberg@arm.comsystem.cpu0.committedOps 518398273 # Number of ops (including micro ops) committed 57211245Sandreas.sandberg@arm.comsystem.cpu0.discardedOps 43962057 # Number of ops (including micro ops) which were discarded before commit 57311245Sandreas.sandberg@arm.comsystem.cpu0.numFetchSuspends 5117 # Number of times Execute suspended instruction fetching 57411245Sandreas.sandberg@arm.comsystem.cpu0.quiesceCycles 93756283149 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 57511245Sandreas.sandberg@arm.comsystem.cpu0.cpi 2.283508 # CPI: cycles per instruction 57611245Sandreas.sandberg@arm.comsystem.cpu0.ipc 0.437923 # IPC: instructions per cycle 57710585Sandreas.hansson@arm.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 57811245Sandreas.sandberg@arm.comsystem.cpu0.kern.inst.quiesce 5202 # number of quiesce instructions executed 57911245Sandreas.sandberg@arm.comsystem.cpu0.tickCycles 710760418 # Number of cycles that the object actually ticked 58011245Sandreas.sandberg@arm.comsystem.cpu0.idleCycles 297094348 # Total number of cycles that the object has spent stopped 58111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.replacements 5529190 # number of replacements 58211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.tagsinuse 480.574807 # Cycle average of tags in use 58311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.total_refs 153025870 # Total number of references to valid blocks. 58411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.sampled_refs 5529699 # Sample count of references to valid blocks. 58511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.avg_refs 27.673454 # Average number of references to valid blocks. 58611201Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 7690769000 # Cycle when the warmup percentage was hit. 58711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 480.574807 # Average occupied blocks per requestor 58811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.938623 # Average percentage of cache occupancy 58911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.938623 # Average percentage of cache occupancy 59011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 509 # Occupied blocks per task id 59111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id 59211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 387 # Occupied blocks per task id 59311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 46 # Occupied blocks per task id 59411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 0.994141 # Percentage of cache occupancy per task id 59511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.tag_accesses 325514940 # Number of tag accesses 59611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.tags.data_accesses 325514940 # Number of data accesses 59711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 79084139 # number of ReadReq hits 59811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_hits::total 79084139 # number of ReadReq hits 59911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 69445340 # number of WriteReq hits 60011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_hits::total 69445340 # number of WriteReq hits 60111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 251787 # number of SoftPFReq hits 60211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_hits::total 251787 # number of SoftPFReq hits 60311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_hits::cpu0.data 143392 # number of WriteLineReq hits 60411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_hits::total 143392 # number of WriteLineReq hits 60511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1790882 # number of LoadLockedReq hits 60611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1790882 # number of LoadLockedReq hits 60711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1762255 # number of StoreCondReq hits 60811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 1762255 # number of StoreCondReq hits 60911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 148529479 # number of demand (read+write) hits 61011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_hits::total 148529479 # number of demand (read+write) hits 61111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 148781266 # number of overall hits 61211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_hits::total 148781266 # number of overall hits 61311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 3438422 # number of ReadReq misses 61411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_misses::total 3438422 # number of ReadReq misses 61511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 2286291 # number of WriteReq misses 61611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_misses::total 2286291 # number of WriteReq misses 61711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 632969 # number of SoftPFReq misses 61811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_misses::total 632969 # number of SoftPFReq misses 61911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_misses::cpu0.data 749661 # number of WriteLineReq misses 62011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_misses::total 749661 # number of WriteLineReq misses 62111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 167888 # number of LoadLockedReq misses 62211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 167888 # number of LoadLockedReq misses 62311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 194810 # number of StoreCondReq misses 62411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 194810 # number of StoreCondReq misses 62511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 5724713 # number of demand (read+write) misses 62611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_misses::total 5724713 # number of demand (read+write) misses 62711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 6357682 # number of overall misses 62811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_misses::total 6357682 # number of overall misses 62911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 57301041000 # number of ReadReq miss cycles 63011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 57301041000 # number of ReadReq miss cycles 63111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 58503452500 # number of WriteReq miss cycles 63211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 58503452500 # number of WriteReq miss cycles 63311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data 69078584500 # number of WriteLineReq miss cycles 63411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::total 69078584500 # number of WriteLineReq miss cycles 63511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2562226000 # number of LoadLockedReq miss cycles 63611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 2562226000 # number of LoadLockedReq miss cycles 63711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 5482087500 # number of StoreCondReq miss cycles 63811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 5482087500 # number of StoreCondReq miss cycles 63911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 5099500 # number of StoreCondFailReq miss cycles 64011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 5099500 # number of StoreCondFailReq miss cycles 64111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 115804493500 # number of demand (read+write) miss cycles 64211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_miss_latency::total 115804493500 # number of demand (read+write) miss cycles 64311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 115804493500 # number of overall miss cycles 64411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_miss_latency::total 115804493500 # number of overall miss cycles 64511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 82522561 # number of ReadReq accesses(hits+misses) 64611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 82522561 # number of ReadReq accesses(hits+misses) 64711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 71731631 # number of WriteReq accesses(hits+misses) 64811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 71731631 # number of WriteReq accesses(hits+misses) 64911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 884756 # number of SoftPFReq accesses(hits+misses) 65011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::total 884756 # number of SoftPFReq accesses(hits+misses) 65111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::cpu0.data 893053 # number of WriteLineReq accesses(hits+misses) 65211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::total 893053 # number of WriteLineReq accesses(hits+misses) 65311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1958770 # number of LoadLockedReq accesses(hits+misses) 65411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 1958770 # number of LoadLockedReq accesses(hits+misses) 65511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1957065 # number of StoreCondReq accesses(hits+misses) 65611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 1957065 # number of StoreCondReq accesses(hits+misses) 65711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 154254192 # number of demand (read+write) accesses 65811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_accesses::total 154254192 # number of demand (read+write) accesses 65911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 155138948 # number of overall (read+write) accesses 66011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_accesses::total 155138948 # number of overall (read+write) accesses 66111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.041666 # miss rate for ReadReq accesses 66211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.041666 # miss rate for ReadReq accesses 66311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.031873 # miss rate for WriteReq accesses 66411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.031873 # miss rate for WriteReq accesses 66511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.715416 # miss rate for SoftPFReq accesses 66611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.715416 # miss rate for SoftPFReq accesses 66711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.839436 # miss rate for WriteLineReq accesses 66811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::total 0.839436 # miss rate for WriteLineReq accesses 66911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.085711 # miss rate for LoadLockedReq accesses 67011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.085711 # miss rate for LoadLockedReq accesses 67111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.099542 # miss rate for StoreCondReq accesses 67211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.099542 # miss rate for StoreCondReq accesses 67311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.037112 # miss rate for demand accesses 67411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.037112 # miss rate for demand accesses 67511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.040981 # miss rate for overall accesses 67611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.040981 # miss rate for overall accesses 67711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16664.923910 # average ReadReq miss latency 67811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 16664.923910 # average ReadReq miss latency 67911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 25588.804094 # average WriteReq miss latency 68011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 25588.804094 # average WriteReq miss latency 68111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 92146.429519 # average WriteLineReq miss latency 68211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::total 92146.429519 # average WriteLineReq miss latency 68311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15261.519584 # average LoadLockedReq miss latency 68411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15261.519584 # average LoadLockedReq miss latency 68511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 28140.688363 # average StoreCondReq miss latency 68611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28140.688363 # average StoreCondReq miss latency 68710636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 68810585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 68911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 20228.873220 # average overall miss latency 69011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 20228.873220 # average overall miss latency 69111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18214.892393 # average overall miss latency 69211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 18214.892393 # average overall miss latency 69310585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 69410585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 69510585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 69610585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 69710585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 69810585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 69910585Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 70010585Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 70111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.writebacks::writebacks 5529208 # number of writebacks 70211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.writebacks::total 5529208 # number of writebacks 70311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 425438 # number of ReadReq MSHR hits 70411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 425438 # number of ReadReq MSHR hits 70511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 937459 # number of WriteReq MSHR hits 70611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 937459 # number of WriteReq MSHR hits 70711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data 53 # number of WriteLineReq MSHR hits 70811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::total 53 # number of WriteLineReq MSHR hits 70911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 41154 # number of LoadLockedReq MSHR hits 71011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 41154 # number of LoadLockedReq MSHR hits 71111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 15 # number of StoreCondReq MSHR hits 71211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::total 15 # number of StoreCondReq MSHR hits 71311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 1362897 # number of demand (read+write) MSHR hits 71411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 1362897 # number of demand (read+write) MSHR hits 71511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 1362897 # number of overall MSHR hits 71611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 1362897 # number of overall MSHR hits 71711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 3012984 # number of ReadReq MSHR misses 71811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 3012984 # number of ReadReq MSHR misses 71911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1348832 # number of WriteReq MSHR misses 72011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1348832 # number of WriteReq MSHR misses 72111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 631309 # number of SoftPFReq MSHR misses 72211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::total 631309 # number of SoftPFReq MSHR misses 72311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data 749608 # number of WriteLineReq MSHR misses 72411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::total 749608 # number of WriteLineReq MSHR misses 72511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 126734 # number of LoadLockedReq MSHR misses 72611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 126734 # number of LoadLockedReq MSHR misses 72711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 194795 # number of StoreCondReq MSHR misses 72811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 194795 # number of StoreCondReq MSHR misses 72911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 4361816 # number of demand (read+write) MSHR misses 73011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 4361816 # number of demand (read+write) MSHR misses 73111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 4993125 # number of overall MSHR misses 73211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 4993125 # number of overall MSHR misses 73311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 15485 # number of ReadReq MSHR uncacheable 73411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 15485 # number of ReadReq MSHR uncacheable 73511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 16430 # number of WriteReq MSHR uncacheable 73611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 16430 # number of WriteReq MSHR uncacheable 73711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 31915 # number of overall MSHR uncacheable misses 73811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 31915 # number of overall MSHR uncacheable misses 73911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 44936822000 # number of ReadReq MSHR miss cycles 74011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 44936822000 # number of ReadReq MSHR miss cycles 74111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 34248227000 # number of WriteReq MSHR miss cycles 74211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 34248227000 # number of WriteReq MSHR miss cycles 74311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 15688131000 # number of SoftPFReq MSHR miss cycles 74411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 15688131000 # number of SoftPFReq MSHR miss cycles 74511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data 68324152500 # number of WriteLineReq MSHR miss cycles 74611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 68324152500 # number of WriteLineReq MSHR miss cycles 74711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1728085500 # number of LoadLockedReq MSHR miss cycles 74811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1728085500 # number of LoadLockedReq MSHR miss cycles 74911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 5286161500 # number of StoreCondReq MSHR miss cycles 75011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 5286161500 # number of StoreCondReq MSHR miss cycles 75111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 5009500 # number of StoreCondFailReq MSHR miss cycles 75211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 5009500 # number of StoreCondFailReq MSHR miss cycles 75311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 79185049000 # number of demand (read+write) MSHR miss cycles 75411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 79185049000 # number of demand (read+write) MSHR miss cycles 75511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 94873180000 # number of overall MSHR miss cycles 75611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 94873180000 # number of overall MSHR miss cycles 75711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 2777500000 # number of ReadReq MSHR uncacheable cycles 75811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 2777500000 # number of ReadReq MSHR uncacheable cycles 75911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2891122000 # number of WriteReq MSHR uncacheable cycles 76011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2891122000 # number of WriteReq MSHR uncacheable cycles 76111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 5668622000 # number of overall MSHR uncacheable cycles 76211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 5668622000 # number of overall MSHR uncacheable cycles 76311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.036511 # mshr miss rate for ReadReq accesses 76411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.036511 # mshr miss rate for ReadReq accesses 76511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018804 # mshr miss rate for WriteReq accesses 76611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018804 # mshr miss rate for WriteReq accesses 76711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.713540 # mshr miss rate for SoftPFReq accesses 76811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.713540 # mshr miss rate for SoftPFReq accesses 76911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data 0.839377 # mshr miss rate for WriteLineReq accesses 77011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.839377 # mshr miss rate for WriteLineReq accesses 77111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.064701 # mshr miss rate for LoadLockedReq accesses 77211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.064701 # mshr miss rate for LoadLockedReq accesses 77311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.099534 # mshr miss rate for StoreCondReq accesses 77411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.099534 # mshr miss rate for StoreCondReq accesses 77511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028277 # mshr miss rate for demand accesses 77611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.028277 # mshr miss rate for demand accesses 77711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.032185 # mshr miss rate for overall accesses 77811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.032185 # mshr miss rate for overall accesses 77911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14914.391182 # average ReadReq mshr miss latency 78011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14914.391182 # average ReadReq mshr miss latency 78111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 25391.024976 # average WriteReq mshr miss latency 78211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25391.024976 # average WriteReq mshr miss latency 78311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 24850.162123 # average SoftPFReq mshr miss latency 78411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 24850.162123 # average SoftPFReq mshr miss latency 78511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 91146.509242 # average WriteLineReq mshr miss latency 78611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 91146.509242 # average WriteLineReq mshr miss latency 78711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13635.531901 # average LoadLockedReq mshr miss latency 78811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13635.531901 # average LoadLockedReq mshr miss latency 78911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 27137.049206 # average StoreCondReq mshr miss latency 79011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27137.049206 # average StoreCondReq mshr miss latency 79110636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 79210585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 79311245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18154.147034 # average overall mshr miss latency 79411245Sandreas.sandberg@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 18154.147034 # average overall mshr miss latency 79511245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19000.762048 # average overall mshr miss latency 79611245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 19000.762048 # average overall mshr miss latency 79711245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 179367.129480 # average ReadReq mshr uncacheable latency 79811245Sandreas.sandberg@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179367.129480 # average ReadReq mshr uncacheable latency 79911245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 175966.037736 # average WriteReq mshr uncacheable latency 80011245Sandreas.sandberg@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 175966.037736 # average WriteReq mshr uncacheable latency 80111245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 177616.230613 # average overall mshr uncacheable latency 80211245Sandreas.sandberg@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 177616.230613 # average overall mshr uncacheable latency 80310585Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 80411245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.replacements 8961850 # number of replacements 80511201Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tagsinuse 511.890744 # Cycle average of tags in use 80611245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.total_refs 229474819 # Total number of references to valid blocks. 80711245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.sampled_refs 8962362 # Sample count of references to valid blocks. 80811245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.avg_refs 25.604279 # Average number of references to valid blocks. 80911201Sandreas.hansson@arm.comsystem.cpu0.icache.tags.warmup_cycle 40343615000 # Cycle when the warmup percentage was hit. 81011201Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.890744 # Average occupied blocks per requestor 81111201Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999787 # Average percentage of cache occupancy 81211201Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999787 # Average percentage of cache occupancy 81310585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 81411245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 109 # Occupied blocks per task id 81511245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 340 # Occupied blocks per task id 81611245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 63 # Occupied blocks per task id 81710585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 81811245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.tag_accesses 485836753 # Number of tag accesses 81911245Sandreas.sandberg@arm.comsystem.cpu0.icache.tags.data_accesses 485836753 # Number of data accesses 82011245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 229474819 # number of ReadReq hits 82111245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_hits::total 229474819 # number of ReadReq hits 82211245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 229474819 # number of demand (read+write) hits 82311245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_hits::total 229474819 # number of demand (read+write) hits 82411245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 229474819 # number of overall hits 82511245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_hits::total 229474819 # number of overall hits 82611245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 8962372 # number of ReadReq misses 82711245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_misses::total 8962372 # number of ReadReq misses 82811245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 8962372 # number of demand (read+write) misses 82911245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_misses::total 8962372 # number of demand (read+write) misses 83011245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 8962372 # number of overall misses 83111245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_misses::total 8962372 # number of overall misses 83211245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 94471116000 # number of ReadReq miss cycles 83311245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 94471116000 # number of ReadReq miss cycles 83411245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 94471116000 # number of demand (read+write) miss cycles 83511245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_miss_latency::total 94471116000 # number of demand (read+write) miss cycles 83611245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 94471116000 # number of overall miss cycles 83711245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_miss_latency::total 94471116000 # number of overall miss cycles 83811245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 238437191 # number of ReadReq accesses(hits+misses) 83911245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_accesses::total 238437191 # number of ReadReq accesses(hits+misses) 84011245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 238437191 # number of demand (read+write) accesses 84111245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_accesses::total 238437191 # number of demand (read+write) accesses 84211245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 238437191 # number of overall (read+write) accesses 84311245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_accesses::total 238437191 # number of overall (read+write) accesses 84411245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.037588 # miss rate for ReadReq accesses 84511245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.037588 # miss rate for ReadReq accesses 84611245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.037588 # miss rate for demand accesses 84711245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.037588 # miss rate for demand accesses 84811245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.037588 # miss rate for overall accesses 84911245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.037588 # miss rate for overall accesses 85011245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10540.860835 # average ReadReq miss latency 85111245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 10540.860835 # average ReadReq miss latency 85211245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10540.860835 # average overall miss latency 85311245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 10540.860835 # average overall miss latency 85411245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10540.860835 # average overall miss latency 85511245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 10540.860835 # average overall miss latency 85610585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 85710585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 85810585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 85910585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 86010585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 86110585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 86210585Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 86310585Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 86411245Sandreas.sandberg@arm.comsystem.cpu0.icache.writebacks::writebacks 8961850 # number of writebacks 86511245Sandreas.sandberg@arm.comsystem.cpu0.icache.writebacks::total 8961850 # number of writebacks 86611245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 8962372 # number of ReadReq MSHR misses 86711245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 8962372 # number of ReadReq MSHR misses 86811245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 8962372 # number of demand (read+write) MSHR misses 86911245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_mshr_misses::total 8962372 # number of demand (read+write) MSHR misses 87011245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 8962372 # number of overall MSHR misses 87111245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_mshr_misses::total 8962372 # number of overall MSHR misses 87211138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 52309 # number of ReadReq MSHR uncacheable 87311138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 52309 # number of ReadReq MSHR uncacheable 87411138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 52309 # number of overall MSHR uncacheable misses 87511138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 52309 # number of overall MSHR uncacheable misses 87611245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 89989930500 # number of ReadReq MSHR miss cycles 87711245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 89989930500 # number of ReadReq MSHR miss cycles 87811245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 89989930500 # number of demand (read+write) MSHR miss cycles 87911245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 89989930500 # number of demand (read+write) MSHR miss cycles 88011245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 89989930500 # number of overall MSHR miss cycles 88111245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 89989930500 # number of overall MSHR miss cycles 88211201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7414627000 # number of ReadReq MSHR uncacheable cycles 88311201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7414627000 # number of ReadReq MSHR uncacheable cycles 88411201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7414627000 # number of overall MSHR uncacheable cycles 88511201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 7414627000 # number of overall MSHR uncacheable cycles 88611245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.037588 # mshr miss rate for ReadReq accesses 88711245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.037588 # mshr miss rate for ReadReq accesses 88811245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.037588 # mshr miss rate for demand accesses 88911245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.037588 # mshr miss rate for demand accesses 89011245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.037588 # mshr miss rate for overall accesses 89111245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.037588 # mshr miss rate for overall accesses 89211245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10040.860890 # average ReadReq mshr miss latency 89311245Sandreas.sandberg@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10040.860890 # average ReadReq mshr miss latency 89411245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10040.860890 # average overall mshr miss latency 89511245Sandreas.sandberg@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 10040.860890 # average overall mshr miss latency 89611245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10040.860890 # average overall mshr miss latency 89711245Sandreas.sandberg@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 10040.860890 # average overall mshr miss latency 89811201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 141746.678392 # average ReadReq mshr uncacheable latency 89911201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 141746.678392 # average ReadReq mshr uncacheable latency 90011201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 141746.678392 # average overall mshr uncacheable latency 90111201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 141746.678392 # average overall mshr uncacheable latency 90210585Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 90311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 7773827 # number of hwpf issued 90411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 7774021 # number of prefetch candidates identified 90511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 173 # number of redundant prefetches already in prefetch queue 90610628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 90710628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 90811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 1015459 # number of prefetches not generated due to page crossing 90911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.replacements 2700718 # number of replacements 91011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.tagsinuse 16213.055668 # Cycle average of tags in use 91111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.total_refs 22438549 # Total number of references to valid blocks. 91211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.sampled_refs 2716794 # Sample count of references to valid blocks. 91311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.avg_refs 8.259201 # Average number of references to valid blocks. 91411201Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 9049945000 # Cycle when the warmup percentage was hit. 91511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 15223.315465 # Average occupied blocks per requestor 91611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 55.903430 # Average occupied blocks per requestor 91711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 54.295505 # Average occupied blocks per requestor 91811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 879.541268 # Average occupied blocks per requestor 91911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.929157 # Average percentage of cache occupancy 92011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.003412 # Average percentage of cache occupancy 92111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.003314 # Average percentage of cache occupancy 92211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.053683 # Average percentage of cache occupancy 92311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.989566 # Average percentage of cache occupancy 92411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 1224 # Occupied blocks per task id 92511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 54 # Occupied blocks per task id 92611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 14798 # Occupied blocks per task id 92711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 14 # Occupied blocks per task id 92811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 814 # Occupied blocks per task id 92911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 181 # Occupied blocks per task id 93011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 215 # Occupied blocks per task id 93111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 5 # Occupied blocks per task id 93211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 41 # Occupied blocks per task id 93311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id 93411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 92 # Occupied blocks per task id 93511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 997 # Occupied blocks per task id 93611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5507 # Occupied blocks per task id 93711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 6189 # Occupied blocks per task id 93811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 2013 # Occupied blocks per task id 93911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.074707 # Percentage of cache occupancy per task id 94011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.003296 # Percentage of cache occupancy per task id 94111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.903198 # Percentage of cache occupancy per task id 94211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.tag_accesses 488653498 # Number of tag accesses 94311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.data_accesses 488653498 # Number of data accesses 94411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 497387 # number of ReadReq hits 94511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 151168 # number of ReadReq hits 94611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 648555 # number of ReadReq hits 94711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::writebacks 3589798 # number of WritebackDirty hits 94811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::total 3589798 # number of WritebackDirty hits 94911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackClean_hits::writebacks 10898588 # number of WritebackClean hits 95011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackClean_hits::total 10898588 # number of WritebackClean hits 95111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 348 # number of UpgradeReq hits 95211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 348 # number of UpgradeReq hits 95311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 828045 # number of ReadExReq hits 95411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 828045 # number of ReadExReq hits 95511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 8251361 # number of ReadCleanReq hits 95611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::total 8251361 # number of ReadCleanReq hits 95711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 2786170 # number of ReadSharedReq hits 95811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::total 2786170 # number of ReadSharedReq hits 95911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::cpu0.data 167822 # number of InvalidateReq hits 96011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::total 167822 # number of InvalidateReq hits 96111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 497387 # number of demand (read+write) hits 96211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 151168 # number of demand (read+write) hits 96311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 8251361 # number of demand (read+write) hits 96411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 3614215 # number of demand (read+write) hits 96511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_hits::total 12514131 # number of demand (read+write) hits 96611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 497387 # number of overall hits 96711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 151168 # number of overall hits 96811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 8251361 # number of overall hits 96911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 3614215 # number of overall hits 97011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_hits::total 12514131 # number of overall hits 97111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 11281 # number of ReadReq misses 97211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 7561 # number of ReadReq misses 97311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 18842 # number of ReadReq misses 97411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 256026 # number of UpgradeReq misses 97511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 256026 # number of UpgradeReq misses 97611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 194786 # number of SCUpgradeReq misses 97711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 194786 # number of SCUpgradeReq misses 97811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 9 # number of SCUpgradeFailReq misses 97911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 9 # number of SCUpgradeFailReq misses 98011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 272487 # number of ReadExReq misses 98111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 272487 # number of ReadExReq misses 98211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 711010 # number of ReadCleanReq misses 98311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::total 711010 # number of ReadCleanReq misses 98411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 984601 # number of ReadSharedReq misses 98511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::total 984601 # number of ReadSharedReq misses 98611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::cpu0.data 580093 # number of InvalidateReq misses 98711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::total 580093 # number of InvalidateReq misses 98811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 11281 # number of demand (read+write) misses 98911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 7561 # number of demand (read+write) misses 99011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 711010 # number of demand (read+write) misses 99111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1257088 # number of demand (read+write) misses 99211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_misses::total 1986940 # number of demand (read+write) misses 99311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 11281 # number of overall misses 99411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 7561 # number of overall misses 99511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 711010 # number of overall misses 99611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1257088 # number of overall misses 99711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_misses::total 1986940 # number of overall misses 99811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 432507500 # number of ReadReq miss cycles 99911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 322890000 # number of ReadReq miss cycles 100011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 755397500 # number of ReadReq miss cycles 100111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 3595898500 # number of UpgradeReq miss cycles 100211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 3595898500 # number of UpgradeReq miss cycles 100311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 1942602000 # number of SCUpgradeReq miss cycles 100411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 1942602000 # number of SCUpgradeReq miss cycles 100511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 4921998 # number of SCUpgradeFailReq miss cycles 100611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 4921998 # number of SCUpgradeFailReq miss cycles 100711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 17184690000 # number of ReadExReq miss cycles 100811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 17184690000 # number of ReadExReq miss cycles 100911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 26717037500 # number of ReadCleanReq miss cycles 101011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::total 26717037500 # number of ReadCleanReq miss cycles 101111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 38302477992 # number of ReadSharedReq miss cycles 101211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::total 38302477992 # number of ReadSharedReq miss cycles 101311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data 65953326000 # number of InvalidateReq miss cycles 101411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::total 65953326000 # number of InvalidateReq miss cycles 101511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 432507500 # number of demand (read+write) miss cycles 101611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 322890000 # number of demand (read+write) miss cycles 101711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 26717037500 # number of demand (read+write) miss cycles 101811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 55487167992 # number of demand (read+write) miss cycles 101911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_latency::total 82959602992 # number of demand (read+write) miss cycles 102011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 432507500 # number of overall miss cycles 102111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 322890000 # number of overall miss cycles 102211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 26717037500 # number of overall miss cycles 102311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 55487167992 # number of overall miss cycles 102411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_latency::total 82959602992 # number of overall miss cycles 102511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 508668 # number of ReadReq accesses(hits+misses) 102611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 158729 # number of ReadReq accesses(hits+misses) 102711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 667397 # number of ReadReq accesses(hits+misses) 102811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::writebacks 3589798 # number of WritebackDirty accesses(hits+misses) 102911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::total 3589798 # number of WritebackDirty accesses(hits+misses) 103011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::writebacks 10898588 # number of WritebackClean accesses(hits+misses) 103111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::total 10898588 # number of WritebackClean accesses(hits+misses) 103211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 256374 # number of UpgradeReq accesses(hits+misses) 103311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 256374 # number of UpgradeReq accesses(hits+misses) 103411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 194786 # number of SCUpgradeReq accesses(hits+misses) 103511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 194786 # number of SCUpgradeReq accesses(hits+misses) 103611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 9 # number of SCUpgradeFailReq accesses(hits+misses) 103711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 9 # number of SCUpgradeFailReq accesses(hits+misses) 103811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1100532 # number of ReadExReq accesses(hits+misses) 103911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1100532 # number of ReadExReq accesses(hits+misses) 104011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 8962371 # number of ReadCleanReq accesses(hits+misses) 104111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::total 8962371 # number of ReadCleanReq accesses(hits+misses) 104211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 3770771 # number of ReadSharedReq accesses(hits+misses) 104311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::total 3770771 # number of ReadSharedReq accesses(hits+misses) 104411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::cpu0.data 747915 # number of InvalidateReq accesses(hits+misses) 104511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::total 747915 # number of InvalidateReq accesses(hits+misses) 104611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 508668 # number of demand (read+write) accesses 104711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 158729 # number of demand (read+write) accesses 104811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 8962371 # number of demand (read+write) accesses 104911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 4871303 # number of demand (read+write) accesses 105011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_accesses::total 14501071 # number of demand (read+write) accesses 105111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 508668 # number of overall (read+write) accesses 105211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 158729 # number of overall (read+write) accesses 105311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 8962371 # number of overall (read+write) accesses 105411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 4871303 # number of overall (read+write) accesses 105511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_accesses::total 14501071 # number of overall (read+write) accesses 105611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.022178 # miss rate for ReadReq accesses 105711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.047635 # miss rate for ReadReq accesses 105811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.028232 # miss rate for ReadReq accesses 105911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.998643 # miss rate for UpgradeReq accesses 106011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.998643 # miss rate for UpgradeReq accesses 106111201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses 106211201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 106310636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 106410585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 106511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.247596 # miss rate for ReadExReq accesses 106611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.247596 # miss rate for ReadExReq accesses 106711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.079333 # miss rate for ReadCleanReq accesses 106811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.079333 # miss rate for ReadCleanReq accesses 106911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.261114 # miss rate for ReadSharedReq accesses 107011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.261114 # miss rate for ReadSharedReq accesses 107111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data 0.775614 # miss rate for InvalidateReq accesses 107211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::total 0.775614 # miss rate for InvalidateReq accesses 107311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.022178 # miss rate for demand accesses 107411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.047635 # miss rate for demand accesses 107511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.079333 # miss rate for demand accesses 107611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.258060 # miss rate for demand accesses 107711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.137020 # miss rate for demand accesses 107811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.022178 # miss rate for overall accesses 107911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.047635 # miss rate for overall accesses 108011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.079333 # miss rate for overall accesses 108111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.258060 # miss rate for overall accesses 108211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.137020 # miss rate for overall accesses 108311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 38339.464586 # average ReadReq miss latency 108411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 42704.668695 # average ReadReq miss latency 108511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 40091.152744 # average ReadReq miss latency 108611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 14045.052065 # average UpgradeReq miss latency 108711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 14045.052065 # average UpgradeReq miss latency 108811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 9973.006274 # average SCUpgradeReq miss latency 108911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 9973.006274 # average SCUpgradeReq miss latency 109011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 546888.666667 # average SCUpgradeFailReq miss latency 109111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 546888.666667 # average SCUpgradeFailReq miss latency 109211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 63066.091226 # average ReadExReq miss latency 109311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 63066.091226 # average ReadExReq miss latency 109411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 37576.176847 # average ReadCleanReq miss latency 109511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 37576.176847 # average ReadCleanReq miss latency 109611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 38901.522538 # average ReadSharedReq miss latency 109711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 38901.522538 # average ReadSharedReq miss latency 109811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data 113694.400725 # average InvalidateReq miss latency 109911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::total 113694.400725 # average InvalidateReq miss latency 110011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 38339.464586 # average overall miss latency 110111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 42704.668695 # average overall miss latency 110211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 37576.176847 # average overall miss latency 110311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 44139.446079 # average overall miss latency 110411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 41752.444962 # average overall miss latency 110511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 38339.464586 # average overall miss latency 110611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 42704.668695 # average overall miss latency 110711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 37576.176847 # average overall miss latency 110811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 44139.446079 # average overall miss latency 110911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 41752.444962 # average overall miss latency 111011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 34 # number of cycles access was blocked 111110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 111211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked 111310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 111411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs 34 # average number of cycles each access was blocked 111510585Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 111610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 111710585Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 111811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.writebacks::writebacks 1535075 # number of writebacks 111911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.writebacks::total 1535075 # number of writebacks 112011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 2 # number of ReadReq MSHR hits 112111201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits 112211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 5686 # number of ReadExReq MSHR hits 112311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 5686 # number of ReadExReq MSHR hits 112411201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 7 # number of ReadCleanReq MSHR hits 112511201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::total 7 # number of ReadCleanReq MSHR hits 112611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 1129 # number of ReadSharedReq MSHR hits 112711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::total 1129 # number of ReadSharedReq MSHR hits 112811167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 2 # number of demand (read+write) MSHR hits 112911201Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 7 # number of demand (read+write) MSHR hits 113011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 6815 # number of demand (read+write) MSHR hits 113111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_hits::total 6824 # number of demand (read+write) MSHR hits 113211167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 2 # number of overall MSHR hits 113311201Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 7 # number of overall MSHR hits 113411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 6815 # number of overall MSHR hits 113511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_hits::total 6824 # number of overall MSHR hits 113611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 11281 # number of ReadReq MSHR misses 113711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 7559 # number of ReadReq MSHR misses 113811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 18840 # number of ReadReq MSHR misses 113911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 764184 # number of HardPFReq MSHR misses 114011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 764184 # number of HardPFReq MSHR misses 114111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 256026 # number of UpgradeReq MSHR misses 114211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 256026 # number of UpgradeReq MSHR misses 114311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 194786 # number of SCUpgradeReq MSHR misses 114411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 194786 # number of SCUpgradeReq MSHR misses 114511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 9 # number of SCUpgradeFailReq MSHR misses 114611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 9 # number of SCUpgradeFailReq MSHR misses 114711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 266801 # number of ReadExReq MSHR misses 114811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 266801 # number of ReadExReq MSHR misses 114911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 711003 # number of ReadCleanReq MSHR misses 115011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::total 711003 # number of ReadCleanReq MSHR misses 115111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 983472 # number of ReadSharedReq MSHR misses 115211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::total 983472 # number of ReadSharedReq MSHR misses 115311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data 580093 # number of InvalidateReq MSHR misses 115411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::total 580093 # number of InvalidateReq MSHR misses 115511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 11281 # number of demand (read+write) MSHR misses 115611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 7559 # number of demand (read+write) MSHR misses 115711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 711003 # number of demand (read+write) MSHR misses 115811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1250273 # number of demand (read+write) MSHR misses 115911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_misses::total 1980116 # number of demand (read+write) MSHR misses 116011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 11281 # number of overall MSHR misses 116111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 7559 # number of overall MSHR misses 116211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 711003 # number of overall MSHR misses 116311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1250273 # number of overall MSHR misses 116411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 764184 # number of overall MSHR misses 116511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_misses::total 2744300 # number of overall MSHR misses 116611138Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 52309 # number of ReadReq MSHR uncacheable 116711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 15485 # number of ReadReq MSHR uncacheable 116811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 67794 # number of ReadReq MSHR uncacheable 116911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 16430 # number of WriteReq MSHR uncacheable 117011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 16430 # number of WriteReq MSHR uncacheable 117111138Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 52309 # number of overall MSHR uncacheable misses 117211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 31915 # number of overall MSHR uncacheable misses 117311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 84224 # number of overall MSHR uncacheable misses 117411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 364821500 # number of ReadReq MSHR miss cycles 117511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 277497500 # number of ReadReq MSHR miss cycles 117611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 642319000 # number of ReadReq MSHR miss cycles 117711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 35765340066 # number of HardPFReq MSHR miss cycles 117811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 35765340066 # number of HardPFReq MSHR miss cycles 117911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 7977745499 # number of UpgradeReq MSHR miss cycles 118011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 7977745499 # number of UpgradeReq MSHR miss cycles 118111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 3820823499 # number of SCUpgradeReq MSHR miss cycles 118211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 3820823499 # number of SCUpgradeReq MSHR miss cycles 118311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 4591998 # number of SCUpgradeFailReq MSHR miss cycles 118411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 4591998 # number of SCUpgradeFailReq MSHR miss cycles 118511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 14771566500 # number of ReadExReq MSHR miss cycles 118611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 14771566500 # number of ReadExReq MSHR miss cycles 118711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 22450783500 # number of ReadCleanReq MSHR miss cycles 118811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 22450783500 # number of ReadCleanReq MSHR miss cycles 118911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 32316263992 # number of ReadSharedReq MSHR miss cycles 119011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 32316263992 # number of ReadSharedReq MSHR miss cycles 119111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data 62472768000 # number of InvalidateReq MSHR miss cycles 119211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total 62472768000 # number of InvalidateReq MSHR miss cycles 119311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 364821500 # number of demand (read+write) MSHR miss cycles 119411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 277497500 # number of demand (read+write) MSHR miss cycles 119511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 22450783500 # number of demand (read+write) MSHR miss cycles 119611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 47087830492 # number of demand (read+write) MSHR miss cycles 119711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 70180932992 # number of demand (read+write) MSHR miss cycles 119811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 364821500 # number of overall MSHR miss cycles 119911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 277497500 # number of overall MSHR miss cycles 120011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 22450783500 # number of overall MSHR miss cycles 120111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 47087830492 # number of overall MSHR miss cycles 120211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 35765340066 # number of overall MSHR miss cycles 120311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 105946273058 # number of overall MSHR miss cycles 120411201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 6996155000 # number of ReadReq MSHR uncacheable cycles 120511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 2653464500 # number of ReadReq MSHR uncacheable cycles 120611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 9649619500 # number of ReadReq MSHR uncacheable cycles 120711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 2767850000 # number of WriteReq MSHR uncacheable cycles 120811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 2767850000 # number of WriteReq MSHR uncacheable cycles 120911201Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 6996155000 # number of overall MSHR uncacheable cycles 121011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 5421314500 # number of overall MSHR uncacheable cycles 121111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 12417469500 # number of overall MSHR uncacheable cycles 121211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.022178 # mshr miss rate for ReadReq accesses 121311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.047622 # mshr miss rate for ReadReq accesses 121411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.028229 # mshr miss rate for ReadReq accesses 121510585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 121610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 121711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.998643 # mshr miss rate for UpgradeReq accesses 121811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.998643 # mshr miss rate for UpgradeReq accesses 121911201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeReq accesses 122011201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 122110636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 122210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 122311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.242429 # mshr miss rate for ReadExReq accesses 122411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.242429 # mshr miss rate for ReadExReq accesses 122511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.079332 # mshr miss rate for ReadCleanReq accesses 122611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.079332 # mshr miss rate for ReadCleanReq accesses 122711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.260815 # mshr miss rate for ReadSharedReq accesses 122811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.260815 # mshr miss rate for ReadSharedReq accesses 122911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data 0.775614 # mshr miss rate for InvalidateReq accesses 123011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total 0.775614 # mshr miss rate for InvalidateReq accesses 123111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.022178 # mshr miss rate for demand accesses 123211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.047622 # mshr miss rate for demand accesses 123311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.079332 # mshr miss rate for demand accesses 123411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.256661 # mshr miss rate for demand accesses 123511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.136550 # mshr miss rate for demand accesses 123611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.022178 # mshr miss rate for overall accesses 123711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.047622 # mshr miss rate for overall accesses 123811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.079332 # mshr miss rate for overall accesses 123911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.256661 # mshr miss rate for overall accesses 124010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 124111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.189248 # mshr miss rate for overall accesses 124211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 32339.464586 # average ReadReq mshr miss latency 124311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 36710.874454 # average ReadReq mshr miss latency 124411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 34093.365180 # average ReadReq mshr miss latency 124511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 46802.000652 # average HardPFReq mshr miss latency 124611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 46802.000652 # average HardPFReq mshr miss latency 124711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 31159.903678 # average UpgradeReq mshr miss latency 124811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31159.903678 # average UpgradeReq mshr miss latency 124911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19615.493408 # average SCUpgradeReq mshr miss latency 125011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19615.493408 # average SCUpgradeReq mshr miss latency 125111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 510222 # average SCUpgradeFailReq mshr miss latency 125211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 510222 # average SCUpgradeFailReq mshr miss latency 125311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 55365.484012 # average ReadExReq mshr miss latency 125411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 55365.484012 # average ReadExReq mshr miss latency 125511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 31576.214868 # average ReadCleanReq mshr miss latency 125611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 31576.214868 # average ReadCleanReq mshr miss latency 125711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 32859.363553 # average ReadSharedReq mshr miss latency 125811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 32859.363553 # average ReadSharedReq mshr miss latency 125911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 107694.400725 # average InvalidateReq mshr miss latency 126011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 107694.400725 # average InvalidateReq mshr miss latency 126111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 32339.464586 # average overall mshr miss latency 126211245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 36710.874454 # average overall mshr miss latency 126311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 31576.214868 # average overall mshr miss latency 126411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 37662.039004 # average overall mshr miss latency 126511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 35442.839203 # average overall mshr miss latency 126611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 32339.464586 # average overall mshr miss latency 126711245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 36710.874454 # average overall mshr miss latency 126811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 31576.214868 # average overall mshr miss latency 126911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 37662.039004 # average overall mshr miss latency 127011245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 46802.000652 # average overall mshr miss latency 127111245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 38605.937054 # average overall mshr miss latency 127211201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 133746.678392 # average ReadReq mshr uncacheable latency 127311245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 171357.087504 # average ReadReq mshr uncacheable latency 127411245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 142337.367614 # average ReadReq mshr uncacheable latency 127511245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 168463.177115 # average WriteReq mshr uncacheable latency 127611245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 168463.177115 # average WriteReq mshr uncacheable latency 127711201Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 133746.678392 # average overall mshr uncacheable latency 127811245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 169867.288109 # average overall mshr uncacheable latency 127911245Sandreas.sandberg@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 147433.860895 # average overall mshr uncacheable latency 128010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 128111245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_requests 29837081 # Total number of requests made to the snoop filter. 128211245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_requests 15255646 # Number of requests hitting in the snoop filter with a single holder of the requested data. 128311245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_requests 2671 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 128411245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_snoops 2145858 # Total number of snoops made to the snoop filter. 128511245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_snoops 2145409 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 128611245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_snoops 449 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 128711245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 816702 # Transaction distribution 128811245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 13639128 # Transaction distribution 128911245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 16430 # Transaction distribution 129011245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 16430 # Transaction distribution 129111245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackDirty 5128977 # Transaction distribution 129211245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackClean 10898588 # Transaction distribution 129311245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::CleanEvict 2922524 # Transaction distribution 129411245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 983530 # Transaction distribution 129511245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 456186 # Transaction distribution 129611245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 346923 # Transaction distribution 129711245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 512261 # Transaction distribution 129811245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 65 # Transaction distribution 129911245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 111 # Transaction distribution 130011245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1174017 # Transaction distribution 130111245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1108975 # Transaction distribution 130211245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadCleanReq 8962372 # Transaction distribution 130311245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadSharedReq 4744543 # Transaction distribution 130411245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateReq 755832 # Transaction distribution 130511245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateResp 747915 # Transaction distribution 130611245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 26989618 # Packet count per connected master and slave (bytes) 130711245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 17891664 # Packet count per connected master and slave (bytes) 130811245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 337201 # Packet count per connected master and slave (bytes) 130911245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1079102 # Packet count per connected master and slave (bytes) 131011245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_count::total 46297585 # Packet count per connected master and slave (bytes) 131111245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 1150395968 # Cumulative packet size per connected master and slave (bytes) 131211245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 671911459 # Cumulative packet size per connected master and slave (bytes) 131311245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1269832 # Cumulative packet size per connected master and slave (bytes) 131411245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4069344 # Cumulative packet size per connected master and slave (bytes) 131511245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.pkt_size::total 1827646603 # Cumulative packet size per connected master and slave (bytes) 131611245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoops 7092856 # Total snoops (count) 131711245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 22718303 # Request fanout histogram 131811245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 0.108382 # Request fanout histogram 131911245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.310926 # Request fanout histogram 132010585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 132111245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 20256496 89.16% 89.16% # Request fanout histogram 132211245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 2461358 10.83% 100.00% # Request fanout histogram 132311245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 449 0.00% 100.00% # Request fanout histogram 132410585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 132511138Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 132610827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 132711245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 22718303 # Request fanout histogram 132811245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 29677749987 # Layer occupancy (ticks) 132911201Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 133011245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 177431926 # Layer occupancy (ticks) 133110585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 133211245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.respLayer0.occupancy 13525621280 # Layer occupancy (ticks) 133310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 133411245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.respLayer1.occupancy 7933800899 # Layer occupancy (ticks) 133510585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 133611245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.respLayer2.occupancy 178529385 # Layer occupancy (ticks) 133710585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 133811245Sandreas.sandberg@arm.comsystem.cpu0.toL2Bus.respLayer3.occupancy 570584194 # Layer occupancy (ticks) 133910585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 134011245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.lookups 131141392 # Number of BP lookups 134111245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.condPredicted 92458444 # Number of conditional branches predicted 134211245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.condIncorrect 6313157 # Number of conditional branches incorrect 134311245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.BTBLookups 97645974 # Number of BTB lookups 134411245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.BTBHits 70218111 # Number of BTB hits 134510585Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 134611245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.BTBHitPct 71.910913 # BTB Hit Percentage 134711245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.usedRAS 15567912 # Number of times the RAS was used to get a target. 134811245Sandreas.sandberg@arm.comsystem.cpu1.branchPred.RASInCorrect 1046402 # Number of incorrect RAS predictions. 134910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 135010628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 135110628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 135210628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 135310628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 135410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 135510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 135610628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 135710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 135810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 135910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 136010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 136110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 136210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 136310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 136410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 136510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 136610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 136710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 136810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 136910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 137010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 137110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 137210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 137310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 137410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 137510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 137610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 137710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 137811245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walks 286101 # Table walker walks requested 137911245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walksLong 286101 # Table walker walks initiated with long descriptors 138011245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 9457 # Level at which table walker walks with long descriptors terminate 138111245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 80855 # Level at which table walker walks with long descriptors terminate 138211245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 286101 # Table walker wait (enqueue to first request) latency 138311245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0 286101 100.00% 100.00% # Table walker wait (enqueue to first request) latency 138411245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 286101 # Table walker wait (enqueue to first request) latency 138511245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 90312 # Table walker service (enqueue to completion) latency 138611245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 23344.699486 # Table walker service (enqueue to completion) latency 138711245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 21447.607691 # Table walker service (enqueue to completion) latency 138811245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 19228.959334 # Table walker service (enqueue to completion) latency 138911245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::0-65535 89271 98.85% 98.85% # Table walker service (enqueue to completion) latency 139011245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-131071 163 0.18% 99.03% # Table walker service (enqueue to completion) latency 139111245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-196607 728 0.81% 99.83% # Table walker service (enqueue to completion) latency 139211245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-262143 35 0.04% 99.87% # Table walker service (enqueue to completion) latency 139311245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-327679 43 0.05% 99.92% # Table walker service (enqueue to completion) latency 139411245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-393215 28 0.03% 99.95% # Table walker service (enqueue to completion) latency 139511245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-458751 30 0.03% 99.98% # Table walker service (enqueue to completion) latency 139611245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::458752-524287 6 0.01% 99.99% # Table walker service (enqueue to completion) latency 139711245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::524288-589823 6 0.01% 100.00% # Table walker service (enqueue to completion) latency 139811201Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::589824-655359 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 139911245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 140011245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::total 90312 # Table walker service (enqueue to completion) latency 140111201Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::samples 527505760 # Table walker pending requests distribution 140211201Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::0 527505760 100.00% 100.00% # Table walker pending requests distribution 140311201Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::total 527505760 # Table walker pending requests distribution 140411245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 80855 89.53% 89.53% # Table walker page sizes translated 140511245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkPageSizes::2M 9457 10.47% 100.00% # Table walker page sizes translated 140611245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 90312 # Table walker page sizes translated 140711245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 286101 # Table walker requests started/completed, data/inst 140810628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 140911245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 286101 # Table walker requests started/completed, data/inst 141011245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 90312 # Table walker requests started/completed, data/inst 141110628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 141211245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 90312 # Table walker requests started/completed, data/inst 141311245Sandreas.sandberg@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 376413 # Table walker requests started/completed, data/inst 141410585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 141510585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 141611245Sandreas.sandberg@arm.comsystem.cpu1.dtb.read_hits 84597106 # DTB read hits 141711245Sandreas.sandberg@arm.comsystem.cpu1.dtb.read_misses 236435 # DTB read misses 141811245Sandreas.sandberg@arm.comsystem.cpu1.dtb.write_hits 75395592 # DTB write hits 141911245Sandreas.sandberg@arm.comsystem.cpu1.dtb.write_misses 49666 # DTB write misses 142010585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 142110585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 142211245Sandreas.sandberg@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 39659 # Number of times TLB was flushed by MVA & ASID 142311245Sandreas.sandberg@arm.comsystem.cpu1.dtb.flush_tlb_asid 1029 # Number of times TLB was flushed by ASID 142411245Sandreas.sandberg@arm.comsystem.cpu1.dtb.flush_entries 35920 # Number of entries that have been flushed from TLB 142511245Sandreas.sandberg@arm.comsystem.cpu1.dtb.align_faults 1878 # Number of TLB faults due to alignment restrictions 142611245Sandreas.sandberg@arm.comsystem.cpu1.dtb.prefetch_faults 8819 # Number of TLB faults due to prefetch 142710585Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 142811245Sandreas.sandberg@arm.comsystem.cpu1.dtb.perms_faults 11434 # Number of TLB faults due to permissions restrictions 142911245Sandreas.sandberg@arm.comsystem.cpu1.dtb.read_accesses 84833541 # DTB read accesses 143011245Sandreas.sandberg@arm.comsystem.cpu1.dtb.write_accesses 75445258 # DTB write accesses 143110585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 143211245Sandreas.sandberg@arm.comsystem.cpu1.dtb.hits 159992698 # DTB hits 143311245Sandreas.sandberg@arm.comsystem.cpu1.dtb.misses 286101 # DTB misses 143411245Sandreas.sandberg@arm.comsystem.cpu1.dtb.accesses 160278799 # DTB accesses 143510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 143610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 143710628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 143810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 143910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 144010628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 144110628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 144210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 144310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 144410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 144510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 144610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 144710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 144810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 144910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 145010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 145110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 145210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 145310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 145410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 145510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 145610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 145710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 145810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 145910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 146010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 146110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 146210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 146310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 146411245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walks 70499 # Table walker walks requested 146511245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walksLong 70499 # Table walker walks initiated with long descriptors 146611245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 664 # Level at which table walker walks with long descriptors terminate 146711245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 63113 # Level at which table walker walks with long descriptors terminate 146811245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 70499 # Table walker wait (enqueue to first request) latency 146911245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkWaitTime::0 70499 100.00% 100.00% # Table walker wait (enqueue to first request) latency 147011245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 70499 # Table walker wait (enqueue to first request) latency 147111245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::samples 63777 # Table walker service (enqueue to completion) latency 147211245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::mean 26275.796917 # Table walker service (enqueue to completion) latency 147311245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 23950.266979 # Table walker service (enqueue to completion) latency 147411245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 21020.894290 # Table walker service (enqueue to completion) latency 147511245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::0-65535 62694 98.30% 98.30% # Table walker service (enqueue to completion) latency 147611245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::65536-131071 8 0.01% 98.31% # Table walker service (enqueue to completion) latency 147711245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::131072-196607 977 1.53% 99.85% # Table walker service (enqueue to completion) latency 147811245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::196608-262143 22 0.03% 99.88% # Table walker service (enqueue to completion) latency 147911245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::262144-327679 42 0.07% 99.95% # Table walker service (enqueue to completion) latency 148011245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::327680-393215 28 0.04% 99.99% # Table walker service (enqueue to completion) latency 148111245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::393216-458751 5 0.01% 100.00% # Table walker service (enqueue to completion) latency 148211167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 148311245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkCompletionTime::total 63777 # Table walker service (enqueue to completion) latency 148411201Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::samples 526611260 # Table walker pending requests distribution 148511201Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::0 526611260 100.00% 100.00% # Table walker pending requests distribution 148611201Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::total 526611260 # Table walker pending requests distribution 148711245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 63113 98.96% 98.96% # Table walker page sizes translated 148811245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkPageSizes::2M 664 1.04% 100.00% # Table walker page sizes translated 148911245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 63777 # Table walker page sizes translated 149010628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 149111245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 70499 # Table walker requests started/completed, data/inst 149211245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 70499 # Table walker requests started/completed, data/inst 149310628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 149411245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 63777 # Table walker requests started/completed, data/inst 149511245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 63777 # Table walker requests started/completed, data/inst 149611245Sandreas.sandberg@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 134276 # Table walker requests started/completed, data/inst 149711245Sandreas.sandberg@arm.comsystem.cpu1.itb.inst_hits 232338774 # ITB inst hits 149811245Sandreas.sandberg@arm.comsystem.cpu1.itb.inst_misses 70499 # ITB inst misses 149910585Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 150010585Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 150110585Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 150210585Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 150310585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 150410585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 150511245Sandreas.sandberg@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 39659 # Number of times TLB was flushed by MVA & ASID 150611245Sandreas.sandberg@arm.comsystem.cpu1.itb.flush_tlb_asid 1029 # Number of times TLB was flushed by ASID 150711245Sandreas.sandberg@arm.comsystem.cpu1.itb.flush_entries 25488 # Number of entries that have been flushed from TLB 150810585Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 150910585Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 151010585Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 151111245Sandreas.sandberg@arm.comsystem.cpu1.itb.perms_faults 208774 # Number of TLB faults due to permissions restrictions 151210585Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 151310585Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 151411245Sandreas.sandberg@arm.comsystem.cpu1.itb.inst_accesses 232409273 # ITB inst accesses 151511245Sandreas.sandberg@arm.comsystem.cpu1.itb.hits 232338774 # DTB hits 151611245Sandreas.sandberg@arm.comsystem.cpu1.itb.misses 70499 # DTB misses 151711245Sandreas.sandberg@arm.comsystem.cpu1.itb.accesses 232409273 # DTB accesses 151811245Sandreas.sandberg@arm.comsystem.cpu1.numCycles 934140798 # number of cpu cycles simulated 151910585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 152010585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 152111245Sandreas.sandberg@arm.comsystem.cpu1.committedInsts 431679438 # Number of instructions committed 152211245Sandreas.sandberg@arm.comsystem.cpu1.committedOps 508807266 # Number of ops (including micro ops) committed 152311245Sandreas.sandberg@arm.comsystem.cpu1.discardedOps 44929639 # Number of ops (including micro ops) which were discarded before commit 152411245Sandreas.sandberg@arm.comsystem.cpu1.numFetchSuspends 4564 # Number of times Execute suspended instruction fetching 152511245Sandreas.sandberg@arm.comsystem.cpu1.quiesceCycles 93829974504 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 152611245Sandreas.sandberg@arm.comsystem.cpu1.cpi 2.163969 # CPI: cycles per instruction 152711245Sandreas.sandberg@arm.comsystem.cpu1.ipc 0.462114 # IPC: instructions per cycle 152810585Sandreas.hansson@arm.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 152911245Sandreas.sandberg@arm.comsystem.cpu1.kern.inst.quiesce 13472 # number of quiesce instructions executed 153011245Sandreas.sandberg@arm.comsystem.cpu1.tickCycles 702823433 # Number of cycles that the object actually ticked 153111245Sandreas.sandberg@arm.comsystem.cpu1.idleCycles 231317365 # Total number of cycles that the object has spent stopped 153211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.replacements 5070717 # number of replacements 153311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.tagsinuse 459.449189 # Cycle average of tags in use 153411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.total_refs 152180192 # Total number of references to valid blocks. 153511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.sampled_refs 5071229 # Sample count of references to valid blocks. 153611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.avg_refs 30.008543 # Average number of references to valid blocks. 153711201Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8388824602000 # Cycle when the warmup percentage was hit. 153811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 459.449189 # Average occupied blocks per requestor 153911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.897362 # Average percentage of cache occupancy 154011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.897362 # Average percentage of cache occupancy 154111167Sjthestness@gmail.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 154211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id 154311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 348 # Occupied blocks per task id 154411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 40 # Occupied blocks per task id 154511167Sjthestness@gmail.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 154611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.tag_accesses 322309894 # Number of tag accesses 154711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.tags.data_accesses 322309894 # Number of data accesses 154811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 77705355 # number of ReadReq hits 154911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_hits::total 77705355 # number of ReadReq hits 155011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 70371137 # number of WriteReq hits 155111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_hits::total 70371137 # number of WriteReq hits 155211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 247594 # number of SoftPFReq hits 155311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_hits::total 247594 # number of SoftPFReq hits 155411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_hits::cpu1.data 180643 # number of WriteLineReq hits 155511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_hits::total 180643 # number of WriteLineReq hits 155611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1624088 # number of LoadLockedReq hits 155711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1624088 # number of LoadLockedReq hits 155811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1588942 # number of StoreCondReq hits 155911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 1588942 # number of StoreCondReq hits 156011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 148076492 # number of demand (read+write) hits 156111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_hits::total 148076492 # number of demand (read+write) hits 156211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 148324086 # number of overall hits 156311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_hits::total 148324086 # number of overall hits 156411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 3222913 # number of ReadReq misses 156511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_misses::total 3222913 # number of ReadReq misses 156611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 2183254 # number of WriteReq misses 156711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_misses::total 2183254 # number of WriteReq misses 156811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 592382 # number of SoftPFReq misses 156911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_misses::total 592382 # number of SoftPFReq misses 157011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_misses::cpu1.data 513289 # number of WriteLineReq misses 157111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_misses::total 513289 # number of WriteLineReq misses 157211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 153645 # number of LoadLockedReq misses 157311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 153645 # number of LoadLockedReq misses 157411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 187516 # number of StoreCondReq misses 157511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 187516 # number of StoreCondReq misses 157611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 5406167 # number of demand (read+write) misses 157711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_misses::total 5406167 # number of demand (read+write) misses 157811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 5998549 # number of overall misses 157911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_misses::total 5998549 # number of overall misses 158011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 52049628500 # number of ReadReq miss cycles 158111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 52049628500 # number of ReadReq miss cycles 158211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 47596189000 # number of WriteReq miss cycles 158311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 47596189000 # number of WriteReq miss cycles 158411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data 20614887000 # number of WriteLineReq miss cycles 158511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::total 20614887000 # number of WriteLineReq miss cycles 158611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2521232500 # number of LoadLockedReq miss cycles 158711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 2521232500 # number of LoadLockedReq miss cycles 158811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 5224495500 # number of StoreCondReq miss cycles 158911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 5224495500 # number of StoreCondReq miss cycles 159011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 4869500 # number of StoreCondFailReq miss cycles 159111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 4869500 # number of StoreCondFailReq miss cycles 159211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 99645817500 # number of demand (read+write) miss cycles 159311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_miss_latency::total 99645817500 # number of demand (read+write) miss cycles 159411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 99645817500 # number of overall miss cycles 159511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_miss_latency::total 99645817500 # number of overall miss cycles 159611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 80928268 # number of ReadReq accesses(hits+misses) 159711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 80928268 # number of ReadReq accesses(hits+misses) 159811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 72554391 # number of WriteReq accesses(hits+misses) 159911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 72554391 # number of WriteReq accesses(hits+misses) 160011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 839976 # number of SoftPFReq accesses(hits+misses) 160111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::total 839976 # number of SoftPFReq accesses(hits+misses) 160211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::cpu1.data 693932 # number of WriteLineReq accesses(hits+misses) 160311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::total 693932 # number of WriteLineReq accesses(hits+misses) 160411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1777733 # number of LoadLockedReq accesses(hits+misses) 160511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 1777733 # number of LoadLockedReq accesses(hits+misses) 160611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1776458 # number of StoreCondReq accesses(hits+misses) 160711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 1776458 # number of StoreCondReq accesses(hits+misses) 160811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 153482659 # number of demand (read+write) accesses 160911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_accesses::total 153482659 # number of demand (read+write) accesses 161011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 154322635 # number of overall (read+write) accesses 161111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_accesses::total 154322635 # number of overall (read+write) accesses 161211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.039824 # miss rate for ReadReq accesses 161311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.039824 # miss rate for ReadReq accesses 161411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.030091 # miss rate for WriteReq accesses 161511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.030091 # miss rate for WriteReq accesses 161611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.705237 # miss rate for SoftPFReq accesses 161711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.705237 # miss rate for SoftPFReq accesses 161811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data 0.739682 # miss rate for WriteLineReq accesses 161911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::total 0.739682 # miss rate for WriteLineReq accesses 162011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.086427 # miss rate for LoadLockedReq accesses 162111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.086427 # miss rate for LoadLockedReq accesses 162211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.105556 # miss rate for StoreCondReq accesses 162311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.105556 # miss rate for StoreCondReq accesses 162411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.035223 # miss rate for demand accesses 162511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.035223 # miss rate for demand accesses 162611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.038870 # miss rate for overall accesses 162711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.038870 # miss rate for overall accesses 162811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16149.870785 # average ReadReq miss latency 162911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 16149.870785 # average ReadReq miss latency 163011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21800.573364 # average WriteReq miss latency 163111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 21800.573364 # average WriteReq miss latency 163211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 40162.339345 # average WriteLineReq miss latency 163311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::total 40162.339345 # average WriteLineReq miss latency 163411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16409.466628 # average LoadLockedReq miss latency 163511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16409.466628 # average LoadLockedReq miss latency 163611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 27861.598477 # average StoreCondReq miss latency 163711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27861.598477 # average StoreCondReq miss latency 163810636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 163910585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 164011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18431.879278 # average overall miss latency 164111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 18431.879278 # average overall miss latency 164211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16611.653502 # average overall miss latency 164311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 16611.653502 # average overall miss latency 164410585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 164510585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 164610585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 164710585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 164810585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 164910585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 165010585Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 165110585Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 165211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.writebacks::writebacks 5070732 # number of writebacks 165311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.writebacks::total 5070732 # number of writebacks 165411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 348629 # number of ReadReq MSHR hits 165511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 348629 # number of ReadReq MSHR hits 165611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 899898 # number of WriteReq MSHR hits 165711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 899898 # number of WriteReq MSHR hits 165811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data 110 # number of WriteLineReq MSHR hits 165911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::total 110 # number of WriteLineReq MSHR hits 166011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 43396 # number of LoadLockedReq MSHR hits 166111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 43396 # number of LoadLockedReq MSHR hits 166211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 20 # number of StoreCondReq MSHR hits 166311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::total 20 # number of StoreCondReq MSHR hits 166411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 1248527 # number of demand (read+write) MSHR hits 166511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 1248527 # number of demand (read+write) MSHR hits 166611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 1248527 # number of overall MSHR hits 166711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 1248527 # number of overall MSHR hits 166811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2874284 # number of ReadReq MSHR misses 166911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 2874284 # number of ReadReq MSHR misses 167011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1283356 # number of WriteReq MSHR misses 167111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1283356 # number of WriteReq MSHR misses 167211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 591957 # number of SoftPFReq MSHR misses 167311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::total 591957 # number of SoftPFReq MSHR misses 167411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data 513179 # number of WriteLineReq MSHR misses 167511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::total 513179 # number of WriteLineReq MSHR misses 167611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 110249 # number of LoadLockedReq MSHR misses 167711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 110249 # number of LoadLockedReq MSHR misses 167811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 187496 # number of StoreCondReq MSHR misses 167911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 187496 # number of StoreCondReq MSHR misses 168011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 4157640 # number of demand (read+write) MSHR misses 168111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 4157640 # number of demand (read+write) MSHR misses 168211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 4749597 # number of overall MSHR misses 168311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 4749597 # number of overall MSHR misses 168411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 22695 # number of ReadReq MSHR uncacheable 168511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 22695 # number of ReadReq MSHR uncacheable 168611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 21647 # number of WriteReq MSHR uncacheable 168711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 21647 # number of WriteReq MSHR uncacheable 168811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 44342 # number of overall MSHR uncacheable misses 168911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 44342 # number of overall MSHR uncacheable misses 169011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 41633767000 # number of ReadReq MSHR miss cycles 169111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 41633767000 # number of ReadReq MSHR miss cycles 169211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 28169318500 # number of WriteReq MSHR miss cycles 169311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 28169318500 # number of WriteReq MSHR miss cycles 169411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 14402198000 # number of SoftPFReq MSHR miss cycles 169511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 14402198000 # number of SoftPFReq MSHR miss cycles 169611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 20089556500 # number of WriteLineReq MSHR miss cycles 169711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 20089556500 # number of WriteLineReq MSHR miss cycles 169811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1594381500 # number of LoadLockedReq MSHR miss cycles 169911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1594381500 # number of LoadLockedReq MSHR miss cycles 170011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 5035777500 # number of StoreCondReq MSHR miss cycles 170111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 5035777500 # number of StoreCondReq MSHR miss cycles 170211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 4638000 # number of StoreCondFailReq MSHR miss cycles 170311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 4638000 # number of StoreCondFailReq MSHR miss cycles 170411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 69803085500 # number of demand (read+write) MSHR miss cycles 170511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 69803085500 # number of demand (read+write) MSHR miss cycles 170611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 84205283500 # number of overall MSHR miss cycles 170711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 84205283500 # number of overall MSHR miss cycles 170811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 4145895000 # number of ReadReq MSHR uncacheable cycles 170911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 4145895000 # number of ReadReq MSHR uncacheable cycles 171011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 4016889500 # number of WriteReq MSHR uncacheable cycles 171111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 4016889500 # number of WriteReq MSHR uncacheable cycles 171211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 8162784500 # number of overall MSHR uncacheable cycles 171311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 8162784500 # number of overall MSHR uncacheable cycles 171411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.035516 # mshr miss rate for ReadReq accesses 171511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.035516 # mshr miss rate for ReadReq accesses 171611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.017688 # mshr miss rate for WriteReq accesses 171711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.017688 # mshr miss rate for WriteReq accesses 171811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.704731 # mshr miss rate for SoftPFReq accesses 171911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.704731 # mshr miss rate for SoftPFReq accesses 172011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.739523 # mshr miss rate for WriteLineReq accesses 172111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::total 0.739523 # mshr miss rate for WriteLineReq accesses 172211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.062017 # mshr miss rate for LoadLockedReq accesses 172311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.062017 # mshr miss rate for LoadLockedReq accesses 172411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.105545 # mshr miss rate for StoreCondReq accesses 172511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.105545 # mshr miss rate for StoreCondReq accesses 172611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027089 # mshr miss rate for demand accesses 172711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.027089 # mshr miss rate for demand accesses 172811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.030777 # mshr miss rate for overall accesses 172911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.030777 # mshr miss rate for overall accesses 173011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14484.917635 # average ReadReq mshr miss latency 173111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14484.917635 # average ReadReq mshr miss latency 173211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 21949.730628 # average WriteReq mshr miss latency 173311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21949.730628 # average WriteReq mshr miss latency 173411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 24329.804361 # average SoftPFReq mshr miss latency 173511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24329.804361 # average SoftPFReq mshr miss latency 173611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 39147.269276 # average WriteLineReq mshr miss latency 173711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 39147.269276 # average WriteLineReq mshr miss latency 173811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14461.641375 # average LoadLockedReq mshr miss latency 173911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14461.641375 # average LoadLockedReq mshr miss latency 174011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 26858.052972 # average StoreCondReq mshr miss latency 174111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26858.052972 # average StoreCondReq mshr miss latency 174210636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 174310585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 174411245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16789.112453 # average overall mshr miss latency 174511245Sandreas.sandberg@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 16789.112453 # average overall mshr miss latency 174611245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17728.932265 # average overall mshr miss latency 174711245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 17728.932265 # average overall mshr miss latency 174811245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 182678.783873 # average ReadReq mshr uncacheable latency 174911245Sandreas.sandberg@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 182678.783873 # average ReadReq mshr uncacheable latency 175011245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 185563.334411 # average WriteReq mshr uncacheable latency 175111245Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 185563.334411 # average WriteReq mshr uncacheable latency 175211245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 184086.971720 # average overall mshr uncacheable latency 175311245Sandreas.sandberg@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 184086.971720 # average overall mshr uncacheable latency 175410585Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 175511245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.replacements 9965841 # number of replacements 175611245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.tagsinuse 506.684865 # Cycle average of tags in use 175711245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.total_refs 222156193 # Total number of references to valid blocks. 175811245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.sampled_refs 9966353 # Sample count of references to valid blocks. 175911245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.avg_refs 22.290621 # Average number of references to valid blocks. 176011201Sandreas.hansson@arm.comsystem.cpu1.icache.tags.warmup_cycle 8388652871500 # Cycle when the warmup percentage was hit. 176111245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 506.684865 # Average occupied blocks per requestor 176211201Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.989619 # Average percentage of cache occupancy 176311201Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.989619 # Average percentage of cache occupancy 176410585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 176511245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id 176611245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 303 # Occupied blocks per task id 176711245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 170 # Occupied blocks per task id 176810585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 176911245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.tag_accesses 474211445 # Number of tag accesses 177011245Sandreas.sandberg@arm.comsystem.cpu1.icache.tags.data_accesses 474211445 # Number of data accesses 177111245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 222156193 # number of ReadReq hits 177211245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_hits::total 222156193 # number of ReadReq hits 177311245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 222156193 # number of demand (read+write) hits 177411245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_hits::total 222156193 # number of demand (read+write) hits 177511245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 222156193 # number of overall hits 177611245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_hits::total 222156193 # number of overall hits 177711245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 9966353 # number of ReadReq misses 177811245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_misses::total 9966353 # number of ReadReq misses 177911245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 9966353 # number of demand (read+write) misses 178011245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_misses::total 9966353 # number of demand (read+write) misses 178111245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 9966353 # number of overall misses 178211245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_misses::total 9966353 # number of overall misses 178311245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 101175482500 # number of ReadReq miss cycles 178411245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 101175482500 # number of ReadReq miss cycles 178511245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 101175482500 # number of demand (read+write) miss cycles 178611245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_miss_latency::total 101175482500 # number of demand (read+write) miss cycles 178711245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 101175482500 # number of overall miss cycles 178811245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_miss_latency::total 101175482500 # number of overall miss cycles 178911245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 232122546 # number of ReadReq accesses(hits+misses) 179011245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_accesses::total 232122546 # number of ReadReq accesses(hits+misses) 179111245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 232122546 # number of demand (read+write) accesses 179211245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_accesses::total 232122546 # number of demand (read+write) accesses 179311245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 232122546 # number of overall (read+write) accesses 179411245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_accesses::total 232122546 # number of overall (read+write) accesses 179511245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.042936 # miss rate for ReadReq accesses 179611245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.042936 # miss rate for ReadReq accesses 179711245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.042936 # miss rate for demand accesses 179811245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.042936 # miss rate for demand accesses 179911245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.042936 # miss rate for overall accesses 180011245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.042936 # miss rate for overall accesses 180111245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10151.705694 # average ReadReq miss latency 180211245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 10151.705694 # average ReadReq miss latency 180311245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10151.705694 # average overall miss latency 180411245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 10151.705694 # average overall miss latency 180511245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10151.705694 # average overall miss latency 180611245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 10151.705694 # average overall miss latency 180710585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 180810585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 180910585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 181010585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 181110585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 181210585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 181310585Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 181410585Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 181511245Sandreas.sandberg@arm.comsystem.cpu1.icache.writebacks::writebacks 9965841 # number of writebacks 181611245Sandreas.sandberg@arm.comsystem.cpu1.icache.writebacks::total 9965841 # number of writebacks 181711245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 9966353 # number of ReadReq MSHR misses 181811245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 9966353 # number of ReadReq MSHR misses 181911245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 9966353 # number of demand (read+write) MSHR misses 182011245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_mshr_misses::total 9966353 # number of demand (read+write) MSHR misses 182111245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 9966353 # number of overall MSHR misses 182211245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_mshr_misses::total 9966353 # number of overall MSHR misses 182311138Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 92 # number of ReadReq MSHR uncacheable 182411138Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 92 # number of ReadReq MSHR uncacheable 182511138Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 92 # number of overall MSHR uncacheable misses 182611138Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 92 # number of overall MSHR uncacheable misses 182711245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 96192306000 # number of ReadReq MSHR miss cycles 182811245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 96192306000 # number of ReadReq MSHR miss cycles 182911245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 96192306000 # number of demand (read+write) MSHR miss cycles 183011245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 96192306000 # number of demand (read+write) MSHR miss cycles 183111245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 96192306000 # number of overall MSHR miss cycles 183211245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 96192306000 # number of overall MSHR miss cycles 183311201Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 12950500 # number of ReadReq MSHR uncacheable cycles 183411201Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 12950500 # number of ReadReq MSHR uncacheable cycles 183511201Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 12950500 # number of overall MSHR uncacheable cycles 183611201Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 12950500 # number of overall MSHR uncacheable cycles 183711245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.042936 # mshr miss rate for ReadReq accesses 183811245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.042936 # mshr miss rate for ReadReq accesses 183911245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.042936 # mshr miss rate for demand accesses 184011245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.042936 # mshr miss rate for demand accesses 184111245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.042936 # mshr miss rate for overall accesses 184211245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.042936 # mshr miss rate for overall accesses 184311245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 9651.705694 # average ReadReq mshr miss latency 184411245Sandreas.sandberg@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 9651.705694 # average ReadReq mshr miss latency 184511245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 9651.705694 # average overall mshr miss latency 184611245Sandreas.sandberg@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 9651.705694 # average overall mshr miss latency 184711245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 9651.705694 # average overall mshr miss latency 184811245Sandreas.sandberg@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 9651.705694 # average overall mshr miss latency 184911201Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 140766.304348 # average ReadReq mshr uncacheable latency 185011201Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 140766.304348 # average ReadReq mshr uncacheable latency 185111201Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 140766.304348 # average overall mshr uncacheable latency 185211201Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 140766.304348 # average overall mshr uncacheable latency 185310585Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 185411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 6510084 # number of hwpf issued 185511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 6511152 # number of prefetch candidates identified 185611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 939 # number of redundant prefetches already in prefetch queue 185710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 185810628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 185911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 783896 # number of prefetches not generated due to page crossing 186011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.replacements 2135895 # number of replacements 186111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.tagsinuse 13423.461637 # Cycle average of tags in use 186211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.total_refs 24573645 # Total number of references to valid blocks. 186311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.sampled_refs 2151628 # Sample count of references to valid blocks. 186411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.avg_refs 11.420954 # Average number of references to valid blocks. 186511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 9991507442000 # Cycle when the warmup percentage was hit. 186611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 12589.805999 # Average occupied blocks per requestor 186711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 67.598025 # Average occupied blocks per requestor 186811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 73.072993 # Average occupied blocks per requestor 186911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 692.984620 # Average occupied blocks per requestor 187011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.768421 # Average percentage of cache occupancy 187111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.004126 # Average percentage of cache occupancy 187211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.004460 # Average percentage of cache occupancy 187311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.042296 # Average percentage of cache occupancy 187411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.819303 # Average percentage of cache occupancy 187511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 945 # Occupied blocks per task id 187611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 96 # Occupied blocks per task id 187711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14692 # Occupied blocks per task id 187811201Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::0 2 # Occupied blocks per task id 187911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 185 # Occupied blocks per task id 188011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 707 # Occupied blocks per task id 188111201Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 51 # Occupied blocks per task id 188211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::1 3 # Occupied blocks per task id 188311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 49 # Occupied blocks per task id 188411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 44 # Occupied blocks per task id 188511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 116 # Occupied blocks per task id 188611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 1194 # Occupied blocks per task id 188711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 4753 # Occupied blocks per task id 188811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 8241 # Occupied blocks per task id 188911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 388 # Occupied blocks per task id 189011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.057678 # Percentage of cache occupancy per task id 189111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.005859 # Percentage of cache occupancy per task id 189211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.896729 # Percentage of cache occupancy per task id 189311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.tag_accesses 506241329 # Number of tag accesses 189411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.data_accesses 506241329 # Number of data accesses 189511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 551867 # number of ReadReq hits 189611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 186859 # number of ReadReq hits 189711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 738726 # number of ReadReq hits 189811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::writebacks 3212995 # number of WritebackDirty hits 189911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::total 3212995 # number of WritebackDirty hits 190011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackClean_hits::writebacks 11821046 # number of WritebackClean hits 190111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackClean_hits::total 11821046 # number of WritebackClean hits 190211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 371 # number of UpgradeReq hits 190311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 371 # number of UpgradeReq hits 190411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 838525 # number of ReadExReq hits 190511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 838525 # number of ReadExReq hits 190611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 9300099 # number of ReadCleanReq hits 190711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::total 9300099 # number of ReadCleanReq hits 190811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 2698124 # number of ReadSharedReq hits 190911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::total 2698124 # number of ReadSharedReq hits 191011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::cpu1.data 249185 # number of InvalidateReq hits 191111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::total 249185 # number of InvalidateReq hits 191211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 551867 # number of demand (read+write) hits 191311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 186859 # number of demand (read+write) hits 191411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 9300099 # number of demand (read+write) hits 191511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3536649 # number of demand (read+write) hits 191611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_hits::total 13575474 # number of demand (read+write) hits 191711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 551867 # number of overall hits 191811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 186859 # number of overall hits 191911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 9300099 # number of overall hits 192011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3536649 # number of overall hits 192111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_hits::total 13575474 # number of overall hits 192211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 10809 # number of ReadReq misses 192311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 8103 # number of ReadReq misses 192411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 18912 # number of ReadReq misses 192511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_misses::writebacks 2 # number of WritebackDirty misses 192611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_misses::total 2 # number of WritebackDirty misses 192711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 204693 # number of UpgradeReq misses 192811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 204693 # number of UpgradeReq misses 192911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 187493 # number of SCUpgradeReq misses 193011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 187493 # number of SCUpgradeReq misses 193111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 3 # number of SCUpgradeFailReq misses 193211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 3 # number of SCUpgradeFailReq misses 193311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 242458 # number of ReadExReq misses 193411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 242458 # number of ReadExReq misses 193511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 666254 # number of ReadCleanReq misses 193611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::total 666254 # number of ReadCleanReq misses 193711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 877979 # number of ReadSharedReq misses 193811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::total 877979 # number of ReadSharedReq misses 193911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::cpu1.data 262039 # number of InvalidateReq misses 194011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::total 262039 # number of InvalidateReq misses 194111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 10809 # number of demand (read+write) misses 194211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 8103 # number of demand (read+write) misses 194311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 666254 # number of demand (read+write) misses 194411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 1120437 # number of demand (read+write) misses 194511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_misses::total 1805603 # number of demand (read+write) misses 194611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 10809 # number of overall misses 194711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 8103 # number of overall misses 194811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 666254 # number of overall misses 194911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 1120437 # number of overall misses 195011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_misses::total 1805603 # number of overall misses 195111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 470190500 # number of ReadReq miss cycles 195211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 378267000 # number of ReadReq miss cycles 195311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 848457500 # number of ReadReq miss cycles 195411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 3269531500 # number of UpgradeReq miss cycles 195511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 3269531500 # number of UpgradeReq miss cycles 195611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 1816771500 # number of SCUpgradeReq miss cycles 195711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 1816771500 # number of SCUpgradeReq miss cycles 195811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 4553499 # number of SCUpgradeFailReq miss cycles 195911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 4553499 # number of SCUpgradeFailReq miss cycles 196011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 12943476999 # number of ReadExReq miss cycles 196111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 12943476999 # number of ReadExReq miss cycles 196211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 25012449000 # number of ReadCleanReq miss cycles 196311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::total 25012449000 # number of ReadCleanReq miss cycles 196411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 34434512490 # number of ReadSharedReq miss cycles 196511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::total 34434512490 # number of ReadSharedReq miss cycles 196611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data 17540729000 # number of InvalidateReq miss cycles 196711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::total 17540729000 # number of InvalidateReq miss cycles 196811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 470190500 # number of demand (read+write) miss cycles 196911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 378267000 # number of demand (read+write) miss cycles 197011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 25012449000 # number of demand (read+write) miss cycles 197111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 47377989489 # number of demand (read+write) miss cycles 197211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_latency::total 73238895989 # number of demand (read+write) miss cycles 197311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 470190500 # number of overall miss cycles 197411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 378267000 # number of overall miss cycles 197511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 25012449000 # number of overall miss cycles 197611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 47377989489 # number of overall miss cycles 197711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_latency::total 73238895989 # number of overall miss cycles 197811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 562676 # number of ReadReq accesses(hits+misses) 197911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 194962 # number of ReadReq accesses(hits+misses) 198011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 757638 # number of ReadReq accesses(hits+misses) 198111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::writebacks 3212997 # number of WritebackDirty accesses(hits+misses) 198211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::total 3212997 # number of WritebackDirty accesses(hits+misses) 198311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::writebacks 11821046 # number of WritebackClean accesses(hits+misses) 198411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::total 11821046 # number of WritebackClean accesses(hits+misses) 198511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 205064 # number of UpgradeReq accesses(hits+misses) 198611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 205064 # number of UpgradeReq accesses(hits+misses) 198711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 187493 # number of SCUpgradeReq accesses(hits+misses) 198811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 187493 # number of SCUpgradeReq accesses(hits+misses) 198911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 3 # number of SCUpgradeFailReq accesses(hits+misses) 199011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 3 # number of SCUpgradeFailReq accesses(hits+misses) 199111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1080983 # number of ReadExReq accesses(hits+misses) 199211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 1080983 # number of ReadExReq accesses(hits+misses) 199311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 9966353 # number of ReadCleanReq accesses(hits+misses) 199411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::total 9966353 # number of ReadCleanReq accesses(hits+misses) 199511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 3576103 # number of ReadSharedReq accesses(hits+misses) 199611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::total 3576103 # number of ReadSharedReq accesses(hits+misses) 199711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::cpu1.data 511224 # number of InvalidateReq accesses(hits+misses) 199811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::total 511224 # number of InvalidateReq accesses(hits+misses) 199911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 562676 # number of demand (read+write) accesses 200011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 194962 # number of demand (read+write) accesses 200111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 9966353 # number of demand (read+write) accesses 200211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4657086 # number of demand (read+write) accesses 200311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_accesses::total 15381077 # number of demand (read+write) accesses 200411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 562676 # number of overall (read+write) accesses 200511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 194962 # number of overall (read+write) accesses 200611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 9966353 # number of overall (read+write) accesses 200711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4657086 # number of overall (read+write) accesses 200811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_accesses::total 15381077 # number of overall (read+write) accesses 200911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.019210 # miss rate for ReadReq accesses 201011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.041562 # miss rate for ReadReq accesses 201111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.024962 # miss rate for ReadReq accesses 201211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_miss_rate::writebacks 0.000001 # miss rate for WritebackDirty accesses 201311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_miss_rate::total 0.000001 # miss rate for WritebackDirty accesses 201411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.998191 # miss rate for UpgradeReq accesses 201511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.998191 # miss rate for UpgradeReq accesses 201611201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses 201711201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 201810636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 201910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 202011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.224294 # miss rate for ReadExReq accesses 202111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.224294 # miss rate for ReadExReq accesses 202211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.066850 # miss rate for ReadCleanReq accesses 202311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.066850 # miss rate for ReadCleanReq accesses 202411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.245513 # miss rate for ReadSharedReq accesses 202511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.245513 # miss rate for ReadSharedReq accesses 202611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data 0.512572 # miss rate for InvalidateReq accesses 202711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::total 0.512572 # miss rate for InvalidateReq accesses 202811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.019210 # miss rate for demand accesses 202911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.041562 # miss rate for demand accesses 203011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.066850 # miss rate for demand accesses 203111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.240588 # miss rate for demand accesses 203211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.117391 # miss rate for demand accesses 203311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.019210 # miss rate for overall accesses 203411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.041562 # miss rate for overall accesses 203511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.066850 # miss rate for overall accesses 203611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.240588 # miss rate for overall accesses 203711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.117391 # miss rate for overall accesses 203811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 43499.907485 # average ReadReq miss latency 203911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 46682.339874 # average ReadReq miss latency 204011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 44863.446489 # average ReadReq miss latency 204111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 15972.854470 # average UpgradeReq miss latency 204211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 15972.854470 # average UpgradeReq miss latency 204311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 9689.809753 # average SCUpgradeReq miss latency 204411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 9689.809753 # average SCUpgradeReq miss latency 204511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 1517833 # average SCUpgradeFailReq miss latency 204611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 1517833 # average SCUpgradeFailReq miss latency 204711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 53384.408842 # average ReadExReq miss latency 204811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 53384.408842 # average ReadExReq miss latency 204911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 37541.911943 # average ReadCleanReq miss latency 205011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 37541.911943 # average ReadCleanReq miss latency 205111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 39220.200586 # average ReadSharedReq miss latency 205211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 39220.200586 # average ReadSharedReq miss latency 205311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data 66939.383069 # average InvalidateReq miss latency 205411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::total 66939.383069 # average InvalidateReq miss latency 205511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 43499.907485 # average overall miss latency 205611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 46682.339874 # average overall miss latency 205711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 37541.911943 # average overall miss latency 205811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 42285.277520 # average overall miss latency 205911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 40562.015010 # average overall miss latency 206011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 43499.907485 # average overall miss latency 206111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 46682.339874 # average overall miss latency 206211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 37541.911943 # average overall miss latency 206311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 42285.277520 # average overall miss latency 206411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 40562.015010 # average overall miss latency 206510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 206610585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 206710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 206810585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 206910628Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 207010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 207110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 207210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 207311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.writebacks::writebacks 1050489 # number of writebacks 207411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.writebacks::total 1050489 # number of writebacks 207511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 3 # number of ReadReq MSHR hits 207611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits 207711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 5853 # number of ReadExReq MSHR hits 207811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 5853 # number of ReadExReq MSHR hits 207911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst 8 # number of ReadCleanReq MSHR hits 208011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::total 8 # number of ReadCleanReq MSHR hits 208111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 1181 # number of ReadSharedReq MSHR hits 208211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::total 1181 # number of ReadSharedReq MSHR hits 208311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 3 # number of demand (read+write) MSHR hits 208411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.inst 8 # number of demand (read+write) MSHR hits 208511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 7034 # number of demand (read+write) MSHR hits 208611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_hits::total 7045 # number of demand (read+write) MSHR hits 208711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 3 # number of overall MSHR hits 208811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits 208911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 7034 # number of overall MSHR hits 209011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_hits::total 7045 # number of overall MSHR hits 209111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 10809 # number of ReadReq MSHR misses 209211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 8100 # number of ReadReq MSHR misses 209311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 18909 # number of ReadReq MSHR misses 209411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_misses::writebacks 2 # number of WritebackDirty MSHR misses 209511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_misses::total 2 # number of WritebackDirty MSHR misses 209611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 706258 # number of HardPFReq MSHR misses 209711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 706258 # number of HardPFReq MSHR misses 209811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 204693 # number of UpgradeReq MSHR misses 209911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 204693 # number of UpgradeReq MSHR misses 210011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 187493 # number of SCUpgradeReq MSHR misses 210111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 187493 # number of SCUpgradeReq MSHR misses 210211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 3 # number of SCUpgradeFailReq MSHR misses 210311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 3 # number of SCUpgradeFailReq MSHR misses 210411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 236605 # number of ReadExReq MSHR misses 210511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 236605 # number of ReadExReq MSHR misses 210611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 666246 # number of ReadCleanReq MSHR misses 210711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::total 666246 # number of ReadCleanReq MSHR misses 210811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 876798 # number of ReadSharedReq MSHR misses 210911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::total 876798 # number of ReadSharedReq MSHR misses 211011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data 262039 # number of InvalidateReq MSHR misses 211111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::total 262039 # number of InvalidateReq MSHR misses 211211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 10809 # number of demand (read+write) MSHR misses 211311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 8100 # number of demand (read+write) MSHR misses 211411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 666246 # number of demand (read+write) MSHR misses 211511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1113403 # number of demand (read+write) MSHR misses 211611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_misses::total 1798558 # number of demand (read+write) MSHR misses 211711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 10809 # number of overall MSHR misses 211811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 8100 # number of overall MSHR misses 211911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 666246 # number of overall MSHR misses 212011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1113403 # number of overall MSHR misses 212111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 706258 # number of overall MSHR misses 212211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_misses::total 2504816 # number of overall MSHR misses 212311138Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 92 # number of ReadReq MSHR uncacheable 212411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 22695 # number of ReadReq MSHR uncacheable 212511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 22787 # number of ReadReq MSHR uncacheable 212611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 21647 # number of WriteReq MSHR uncacheable 212711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 21647 # number of WriteReq MSHR uncacheable 212811138Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 92 # number of overall MSHR uncacheable misses 212911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 44342 # number of overall MSHR uncacheable misses 213011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 44434 # number of overall MSHR uncacheable misses 213111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 405336500 # number of ReadReq MSHR miss cycles 213211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 329621500 # number of ReadReq MSHR miss cycles 213311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 734958000 # number of ReadReq MSHR miss cycles 213411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 32803670450 # number of HardPFReq MSHR miss cycles 213511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 32803670450 # number of HardPFReq MSHR miss cycles 213611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 6637113997 # number of UpgradeReq MSHR miss cycles 213711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 6637113997 # number of UpgradeReq MSHR miss cycles 213811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 3625235500 # number of SCUpgradeReq MSHR miss cycles 213911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 3625235500 # number of SCUpgradeReq MSHR miss cycles 214011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 4217499 # number of SCUpgradeFailReq MSHR miss cycles 214111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 4217499 # number of SCUpgradeFailReq MSHR miss cycles 214211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 10699007999 # number of ReadExReq MSHR miss cycles 214311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 10699007999 # number of ReadExReq MSHR miss cycles 214411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 21014773500 # number of ReadCleanReq MSHR miss cycles 214511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 21014773500 # number of ReadCleanReq MSHR miss cycles 214611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 29089304990 # number of ReadSharedReq MSHR miss cycles 214711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 29089304990 # number of ReadSharedReq MSHR miss cycles 214811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data 15968495000 # number of InvalidateReq MSHR miss cycles 214911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total 15968495000 # number of InvalidateReq MSHR miss cycles 215011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 405336500 # number of demand (read+write) MSHR miss cycles 215111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 329621500 # number of demand (read+write) MSHR miss cycles 215211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 21014773500 # number of demand (read+write) MSHR miss cycles 215311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 39788312989 # number of demand (read+write) MSHR miss cycles 215411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 61538044489 # number of demand (read+write) MSHR miss cycles 215511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 405336500 # number of overall MSHR miss cycles 215611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 329621500 # number of overall MSHR miss cycles 215711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 21014773500 # number of overall MSHR miss cycles 215811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 39788312989 # number of overall MSHR miss cycles 215911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 32803670450 # number of overall MSHR miss cycles 216011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 94341714939 # number of overall MSHR miss cycles 216111201Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 12214500 # number of ReadReq MSHR uncacheable cycles 216211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 3964210500 # number of ReadReq MSHR uncacheable cycles 216311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 3976425000 # number of ReadReq MSHR uncacheable cycles 216411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 3854486000 # number of WriteReq MSHR uncacheable cycles 216511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 3854486000 # number of WriteReq MSHR uncacheable cycles 216611201Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 12214500 # number of overall MSHR uncacheable cycles 216711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 7818696500 # number of overall MSHR uncacheable cycles 216811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 7830911000 # number of overall MSHR uncacheable cycles 216911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.019210 # mshr miss rate for ReadReq accesses 217011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.041547 # mshr miss rate for ReadReq accesses 217111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.024958 # mshr miss rate for ReadReq accesses 217211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_miss_rate::writebacks 0.000001 # mshr miss rate for WritebackDirty accesses 217311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WritebackDirty_mshr_miss_rate::total 0.000001 # mshr miss rate for WritebackDirty accesses 217410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 217510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 217611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.998191 # mshr miss rate for UpgradeReq accesses 217711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.998191 # mshr miss rate for UpgradeReq accesses 217811201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeReq accesses 217911201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 218010636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 218110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 218211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.218879 # mshr miss rate for ReadExReq accesses 218311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.218879 # mshr miss rate for ReadExReq accesses 218411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.066850 # mshr miss rate for ReadCleanReq accesses 218511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.066850 # mshr miss rate for ReadCleanReq accesses 218611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.245183 # mshr miss rate for ReadSharedReq accesses 218711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.245183 # mshr miss rate for ReadSharedReq accesses 218811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data 0.512572 # mshr miss rate for InvalidateReq accesses 218911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total 0.512572 # mshr miss rate for InvalidateReq accesses 219011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.019210 # mshr miss rate for demand accesses 219111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.041547 # mshr miss rate for demand accesses 219211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.066850 # mshr miss rate for demand accesses 219311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.239077 # mshr miss rate for demand accesses 219411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.116933 # mshr miss rate for demand accesses 219511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.019210 # mshr miss rate for overall accesses 219611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.041547 # mshr miss rate for overall accesses 219711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.066850 # mshr miss rate for overall accesses 219811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.239077 # mshr miss rate for overall accesses 219910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 220011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.162850 # mshr miss rate for overall accesses 220111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 37499.907485 # average ReadReq mshr miss latency 220211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 40694.012346 # average ReadReq mshr miss latency 220311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 38868.158020 # average ReadReq mshr miss latency 220411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 46447.148846 # average HardPFReq mshr miss latency 220511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 46447.148846 # average HardPFReq mshr miss latency 220611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 32424.723840 # average UpgradeReq mshr miss latency 220711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 32424.723840 # average UpgradeReq mshr miss latency 220811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 19335.311185 # average SCUpgradeReq mshr miss latency 220911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19335.311185 # average SCUpgradeReq mshr miss latency 221011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 1405833 # average SCUpgradeFailReq mshr miss latency 221111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 1405833 # average SCUpgradeFailReq mshr miss latency 221211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 45218.858431 # average ReadExReq mshr miss latency 221311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 45218.858431 # average ReadExReq mshr miss latency 221411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 31542.063292 # average ReadCleanReq mshr miss latency 221511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 31542.063292 # average ReadCleanReq mshr miss latency 221611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 33176.746514 # average ReadSharedReq mshr miss latency 221711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 33176.746514 # average ReadSharedReq mshr miss latency 221811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 60939.383069 # average InvalidateReq mshr miss latency 221911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 60939.383069 # average InvalidateReq mshr miss latency 222011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 37499.907485 # average overall mshr miss latency 222111245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 40694.012346 # average overall mshr miss latency 222211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 31542.063292 # average overall mshr miss latency 222311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 35735.769518 # average overall mshr miss latency 222411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 34215.212681 # average overall mshr miss latency 222511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 37499.907485 # average overall mshr miss latency 222611245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 40694.012346 # average overall mshr miss latency 222711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 31542.063292 # average overall mshr miss latency 222811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 35735.769518 # average overall mshr miss latency 222911245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 46447.148846 # average overall mshr miss latency 223011245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 37664.129796 # average overall mshr miss latency 223111201Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 132766.304348 # average ReadReq mshr uncacheable latency 223211245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 174673.298083 # average ReadReq mshr uncacheable latency 223311245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 174504.103217 # average ReadReq mshr uncacheable latency 223411245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 178060.978427 # average WriteReq mshr uncacheable latency 223511245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 178060.978427 # average WriteReq mshr uncacheable latency 223611201Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 132766.304348 # average overall mshr uncacheable latency 223711245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 176327.105228 # average overall mshr uncacheable latency 223811245Sandreas.sandberg@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 176236.913175 # average overall mshr uncacheable latency 223910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 224011245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_requests 30858357 # Total number of requests made to the snoop filter. 224111245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_requests 15723821 # Number of requests hitting in the snoop filter with a single holder of the requested data. 224211245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_requests 2528 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 224311245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_snoops 1980391 # Total number of snoops made to the snoop filter. 224411245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_snoops 1980008 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 224511245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_snoops 383 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 224611245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 850137 # Transaction distribution 224711245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 14487242 # Transaction distribution 224811245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 21647 # Transaction distribution 224911245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 21647 # Transaction distribution 225011245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackDirty 4268815 # Transaction distribution 225111245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackClean 11821046 # Transaction distribution 225211245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::CleanEvict 2688015 # Transaction distribution 225311245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 913599 # Transaction distribution 225411245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 423664 # Transaction distribution 225511245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 342986 # Transaction distribution 225611245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 458900 # Transaction distribution 225711245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 58 # Transaction distribution 225811245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 111 # Transaction distribution 225911245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1168045 # Transaction distribution 226011245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 1089891 # Transaction distribution 226111245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadCleanReq 9966353 # Transaction distribution 226211245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadSharedReq 4640105 # Transaction distribution 226311245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateReq 517058 # Transaction distribution 226411245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateResp 511224 # Transaction distribution 226511245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 29897221 # Packet count per connected master and slave (bytes) 226611245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 16450144 # Packet count per connected master and slave (bytes) 226711245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 405579 # Packet count per connected master and slave (bytes) 226811245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1179409 # Packet count per connected master and slave (bytes) 226911245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_count::total 47932353 # Packet count per connected master and slave (bytes) 227011245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1275569664 # Cumulative packet size per connected master and slave (bytes) 227111245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 629289128 # Cumulative packet size per connected master and slave (bytes) 227211245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1559696 # Cumulative packet size per connected master and slave (bytes) 227311245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 4501408 # Cumulative packet size per connected master and slave (bytes) 227411245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.pkt_size::total 1910919896 # Cumulative packet size per connected master and slave (bytes) 227511245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoops 6428198 # Total snoops (count) 227611245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 22587485 # Request fanout histogram 227711245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 0.100846 # Request fanout histogram 227811245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.301181 # Request fanout histogram 227910585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 228011245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 20310003 89.92% 89.92% # Request fanout histogram 228111245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 2277099 10.08% 100.00% # Request fanout histogram 228211245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 383 0.00% 100.00% # Request fanout histogram 228310585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 228411138Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 228510827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 228611245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 22587485 # Request fanout histogram 228711245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 30765191484 # Layer occupancy (ticks) 228811201Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 228911245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 188815582 # Layer occupancy (ticks) 229010585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 229111245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.respLayer0.occupancy 14953353610 # Layer occupancy (ticks) 229210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 229311245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7474900412 # Layer occupancy (ticks) 229410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 229511245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.respLayer2.occupancy 210684864 # Layer occupancy (ticks) 229610585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 229711245Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.respLayer3.occupancy 616864733 # Layer occupancy (ticks) 229810585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 229911245Sandreas.sandberg@arm.comsystem.iobus.trans_dist::ReadReq 40414 # Transaction distribution 230011245Sandreas.sandberg@arm.comsystem.iobus.trans_dist::ReadResp 40414 # Transaction distribution 230111245Sandreas.sandberg@arm.comsystem.iobus.trans_dist::WriteReq 136987 # Transaction distribution 230211245Sandreas.sandberg@arm.comsystem.iobus.trans_dist::WriteResp 136987 # Transaction distribution 230311245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47846 # Packet count per connected master and slave (bytes) 230410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 230511245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 230610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 230710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 230810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 230910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 231010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 231110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 231210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 231310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 231411201Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29808 # Packet count per connected master and slave (bytes) 231510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 231611245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122988 # Packet count per connected master and slave (bytes) 231711245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231734 # Packet count per connected master and slave (bytes) 231811245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231734 # Packet count per connected master and slave (bytes) 231910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 232010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 232111245Sandreas.sandberg@arm.comsystem.iobus.pkt_count::total 354802 # Packet count per connected master and slave (bytes) 232211245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47866 # Cumulative packet size per connected master and slave (bytes) 232310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 232411245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes) 232510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 232610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 232710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 232810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 232910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 233010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 233110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 233210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 233311201Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17703 # Cumulative packet size per connected master and slave (bytes) 233410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 233511245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::total 156003 # Cumulative packet size per connected master and slave (bytes) 233611245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7355288 # Cumulative packet size per connected master and slave (bytes) 233711245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7355288 # Cumulative packet size per connected master and slave (bytes) 233810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 233910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 234011245Sandreas.sandberg@arm.comsystem.iobus.pkt_size::total 7513377 # Cumulative packet size per connected master and slave (bytes) 234111245Sandreas.sandberg@arm.comsystem.iobus.reqLayer0.occupancy 47239500 # Layer occupancy (ticks) 234210585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 234311201Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 11500 # Layer occupancy (ticks) 234410585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 234511245Sandreas.sandberg@arm.comsystem.iobus.reqLayer2.occupancy 315000 # Layer occupancy (ticks) 234610585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 234711245Sandreas.sandberg@arm.comsystem.iobus.reqLayer3.occupancy 9500 # Layer occupancy (ticks) 234810585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 234911245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.occupancy 8500 # Layer occupancy (ticks) 235011245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) 235111201Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 9000 # Layer occupancy (ticks) 235210585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 235311201Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 9500 # Layer occupancy (ticks) 235410585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 235511201Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 9500 # Layer occupancy (ticks) 235610585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 235711201Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 8500 # Layer occupancy (ticks) 235810585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 235911201Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 15500 # Layer occupancy (ticks) 236010585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 236111201Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks) 236210585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 236311245Sandreas.sandberg@arm.comsystem.iobus.reqLayer23.occupancy 26112500 # Layer occupancy (ticks) 236410585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 236511245Sandreas.sandberg@arm.comsystem.iobus.reqLayer24.occupancy 36405000 # Layer occupancy (ticks) 236610585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 236711245Sandreas.sandberg@arm.comsystem.iobus.reqLayer25.occupancy 566670204 # Layer occupancy (ticks) 236810585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 236911245Sandreas.sandberg@arm.comsystem.iobus.respLayer0.occupancy 92988000 # Layer occupancy (ticks) 237010585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 237111245Sandreas.sandberg@arm.comsystem.iobus.respLayer3.occupancy 148174000 # Layer occupancy (ticks) 237210585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 237310892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 237410585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 237511245Sandreas.sandberg@arm.comsystem.iocache.tags.replacements 115848 # number of replacements 237611245Sandreas.sandberg@arm.comsystem.iocache.tags.tagsinuse 11.264479 # Cycle average of tags in use 237711245Sandreas.sandberg@arm.comsystem.iocache.tags.total_refs 11 # Total number of references to valid blocks. 237811245Sandreas.sandberg@arm.comsystem.iocache.tags.sampled_refs 115864 # Sample count of references to valid blocks. 237911245Sandreas.sandberg@arm.comsystem.iocache.tags.avg_refs 0.000095 # Average number of references to valid blocks. 238011245Sandreas.sandberg@arm.comsystem.iocache.tags.warmup_cycle 9145999585000 # Cycle when the warmup percentage was hit. 238111245Sandreas.sandberg@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 7.415083 # Average occupied blocks per requestor 238211245Sandreas.sandberg@arm.comsystem.iocache.tags.occ_blocks::realview.ide 3.849396 # Average occupied blocks per requestor 238311245Sandreas.sandberg@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.463443 # Average percentage of cache occupancy 238411245Sandreas.sandberg@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.240587 # Average percentage of cache occupancy 238511245Sandreas.sandberg@arm.comsystem.iocache.tags.occ_percent::total 0.704030 # Average percentage of cache occupancy 238610585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 238710827Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 238810585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 238911245Sandreas.sandberg@arm.comsystem.iocache.tags.tag_accesses 1043144 # Number of tag accesses 239011245Sandreas.sandberg@arm.comsystem.iocache.tags.data_accesses 1043144 # Number of data accesses 239111245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_hits::realview.ide 6 # number of WriteLineReq hits 239211245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_hits::total 6 # number of WriteLineReq hits 239310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 239411245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_misses::realview.ide 8883 # number of ReadReq misses 239511245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_misses::total 8920 # number of ReadReq misses 239610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 239710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 239811245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106978 # number of WriteLineReq misses 239911245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_misses::total 106978 # number of WriteLineReq misses 240010585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 240111245Sandreas.sandberg@arm.comsystem.iocache.demand_misses::realview.ide 8883 # number of demand (read+write) misses 240211245Sandreas.sandberg@arm.comsystem.iocache.demand_misses::total 8923 # number of demand (read+write) misses 240310585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 240411245Sandreas.sandberg@arm.comsystem.iocache.overall_misses::realview.ide 8883 # number of overall misses 240511245Sandreas.sandberg@arm.comsystem.iocache.overall_misses::total 8923 # number of overall misses 240611245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5243500 # number of ReadReq miss cycles 240711245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1665415552 # number of ReadReq miss cycles 240811245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_miss_latency::total 1670659052 # number of ReadReq miss cycles 240910726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 241010726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 241111245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 14002624152 # number of WriteLineReq miss cycles 241211245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_miss_latency::total 14002624152 # number of WriteLineReq miss cycles 241311245Sandreas.sandberg@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5612500 # number of demand (read+write) miss cycles 241411245Sandreas.sandberg@arm.comsystem.iocache.demand_miss_latency::realview.ide 1665415552 # number of demand (read+write) miss cycles 241511245Sandreas.sandberg@arm.comsystem.iocache.demand_miss_latency::total 1671028052 # number of demand (read+write) miss cycles 241611245Sandreas.sandberg@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5612500 # number of overall miss cycles 241711245Sandreas.sandberg@arm.comsystem.iocache.overall_miss_latency::realview.ide 1665415552 # number of overall miss cycles 241811245Sandreas.sandberg@arm.comsystem.iocache.overall_miss_latency::total 1671028052 # number of overall miss cycles 241910585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 242011245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8883 # number of ReadReq accesses(hits+misses) 242111245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_accesses::total 8920 # number of ReadReq accesses(hits+misses) 242210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 242310585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 242411201Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106984 # number of WriteLineReq accesses(hits+misses) 242511201Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106984 # number of WriteLineReq accesses(hits+misses) 242610585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 242711245Sandreas.sandberg@arm.comsystem.iocache.demand_accesses::realview.ide 8883 # number of demand (read+write) accesses 242811245Sandreas.sandberg@arm.comsystem.iocache.demand_accesses::total 8923 # number of demand (read+write) accesses 242910585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 243011245Sandreas.sandberg@arm.comsystem.iocache.overall_accesses::realview.ide 8883 # number of overall (read+write) accesses 243111245Sandreas.sandberg@arm.comsystem.iocache.overall_accesses::total 8923 # number of overall (read+write) accesses 243210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 243310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 243410585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 243510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 243610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 243711245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 0.999944 # miss rate for WriteLineReq accesses 243811245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_miss_rate::total 0.999944 # miss rate for WriteLineReq accesses 243910585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 244010585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 244110585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 244210585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 244310585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 244410585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 244511245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 141716.216216 # average ReadReq miss latency 244611245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 187483.457391 # average ReadReq miss latency 244711245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 187293.615695 # average ReadReq miss latency 244810726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 244910726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 245011245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 130892.558769 # average WriteLineReq miss latency 245111245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::total 130892.558769 # average WriteLineReq miss latency 245211245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 140312.500000 # average overall miss latency 245311245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 187483.457391 # average overall miss latency 245411245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_miss_latency::total 187271.999552 # average overall miss latency 245511245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 140312.500000 # average overall miss latency 245611245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 187483.457391 # average overall miss latency 245711245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_miss_latency::total 187271.999552 # average overall miss latency 245811245Sandreas.sandberg@arm.comsystem.iocache.blocked_cycles::no_mshrs 35141 # number of cycles access was blocked 245910585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 246011245Sandreas.sandberg@arm.comsystem.iocache.blocked::no_mshrs 3655 # number of cycles access was blocked 246110585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 246211245Sandreas.sandberg@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 9.614501 # average number of cycles each access was blocked 246310585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 246410585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 246510585Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 246611245Sandreas.sandberg@arm.comsystem.iocache.writebacks::writebacks 106943 # number of writebacks 246711245Sandreas.sandberg@arm.comsystem.iocache.writebacks::total 106943 # number of writebacks 246810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 246911245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8883 # number of ReadReq MSHR misses 247011245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_mshr_misses::total 8920 # number of ReadReq MSHR misses 247110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 247210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 247311245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106978 # number of WriteLineReq MSHR misses 247411245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106978 # number of WriteLineReq MSHR misses 247510585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 247611245Sandreas.sandberg@arm.comsystem.iocache.demand_mshr_misses::realview.ide 8883 # number of demand (read+write) MSHR misses 247711245Sandreas.sandberg@arm.comsystem.iocache.demand_mshr_misses::total 8923 # number of demand (read+write) MSHR misses 247810585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 247911245Sandreas.sandberg@arm.comsystem.iocache.overall_mshr_misses::realview.ide 8883 # number of overall MSHR misses 248011245Sandreas.sandberg@arm.comsystem.iocache.overall_mshr_misses::total 8923 # number of overall MSHR misses 248111245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3393500 # number of ReadReq MSHR miss cycles 248211245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1221265552 # number of ReadReq MSHR miss cycles 248311245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1224659052 # number of ReadReq MSHR miss cycles 248410892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 219000 # number of WriteReq MSHR miss cycles 248510892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 219000 # number of WriteReq MSHR miss cycles 248611245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8653724152 # number of WriteLineReq MSHR miss cycles 248711245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 8653724152 # number of WriteLineReq MSHR miss cycles 248811245Sandreas.sandberg@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3612500 # number of demand (read+write) MSHR miss cycles 248911245Sandreas.sandberg@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 1221265552 # number of demand (read+write) MSHR miss cycles 249011245Sandreas.sandberg@arm.comsystem.iocache.demand_mshr_miss_latency::total 1224878052 # number of demand (read+write) MSHR miss cycles 249111245Sandreas.sandberg@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3612500 # number of overall MSHR miss cycles 249211245Sandreas.sandberg@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 1221265552 # number of overall MSHR miss cycles 249311245Sandreas.sandberg@arm.comsystem.iocache.overall_mshr_miss_latency::total 1224878052 # number of overall MSHR miss cycles 249410585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 249510585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 249610585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 249710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 249810585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 249911245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 0.999944 # mshr miss rate for WriteLineReq accesses 250011245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 0.999944 # mshr miss rate for WriteLineReq accesses 250110585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 250210585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 250310585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 250410585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 250510585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 250610585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 250711245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 91716.216216 # average ReadReq mshr miss latency 250811245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 137483.457391 # average ReadReq mshr miss latency 250911245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 137293.615695 # average ReadReq mshr miss latency 251010892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 73000 # average WriteReq mshr miss latency 251110892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 73000 # average WriteReq mshr miss latency 251211245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 80892.558769 # average WriteLineReq mshr miss latency 251311245Sandreas.sandberg@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 80892.558769 # average WriteLineReq mshr miss latency 251411245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 90312.500000 # average overall mshr miss latency 251511245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 137483.457391 # average overall mshr miss latency 251611245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 137271.999552 # average overall mshr miss latency 251711245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 90312.500000 # average overall mshr miss latency 251811245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 137483.457391 # average overall mshr miss latency 251911245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 137271.999552 # average overall mshr miss latency 252010585Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 252111245Sandreas.sandberg@arm.comsystem.l2c.tags.replacements 1253630 # number of replacements 252211245Sandreas.sandberg@arm.comsystem.l2c.tags.tagsinuse 63075.564404 # Cycle average of tags in use 252311245Sandreas.sandberg@arm.comsystem.l2c.tags.total_refs 6221998 # Total number of references to valid blocks. 252411245Sandreas.sandberg@arm.comsystem.l2c.tags.sampled_refs 1313632 # Sample count of references to valid blocks. 252511245Sandreas.sandberg@arm.comsystem.l2c.tags.avg_refs 4.736485 # Average number of references to valid blocks. 252610892Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 252711245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::writebacks 23067.685004 # Average occupied blocks per requestor 252811245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 146.868876 # Average occupied blocks per requestor 252911245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 206.473413 # Average occupied blocks per requestor 253011245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 5441.439609 # Average occupied blocks per requestor 253111245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 6307.681817 # Average occupied blocks per requestor 253211245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 8428.958067 # Average occupied blocks per requestor 253311245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 140.047033 # Average occupied blocks per requestor 253411245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 198.225362 # Average occupied blocks per requestor 253511245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 4720.872050 # Average occupied blocks per requestor 253611245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 6856.377655 # Average occupied blocks per requestor 253711245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 7560.935517 # Average occupied blocks per requestor 253811245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::writebacks 0.351985 # Average percentage of cache occupancy 253911245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.002241 # Average percentage of cache occupancy 254011245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.003151 # Average percentage of cache occupancy 254111245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.083030 # Average percentage of cache occupancy 254211245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.096248 # Average percentage of cache occupancy 254311245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.128616 # Average percentage of cache occupancy 254411245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.002137 # Average percentage of cache occupancy 254511245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.003025 # Average percentage of cache occupancy 254611245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.072035 # Average percentage of cache occupancy 254711245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.104620 # Average percentage of cache occupancy 254811245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.115371 # Average percentage of cache occupancy 254911245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_percent::total 0.962457 # Average percentage of cache occupancy 255011245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_blocks::1022 9537 # Occupied blocks per task id 255111245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 240 # Occupied blocks per task id 255211245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 50225 # Occupied blocks per task id 255311245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1022::0 45 # Occupied blocks per task id 255411245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1022::1 233 # Occupied blocks per task id 255511245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1022::2 325 # Occupied blocks per task id 255611245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1022::3 1551 # Occupied blocks per task id 255711245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1022::4 7383 # Occupied blocks per task id 255811201Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::2 1 # Occupied blocks per task id 255911245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1023::3 10 # Occupied blocks per task id 256011245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 229 # Occupied blocks per task id 256111245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id 256211245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 332 # Occupied blocks per task id 256311245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 2638 # Occupied blocks per task id 256411245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 11674 # Occupied blocks per task id 256511245Sandreas.sandberg@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 35545 # Occupied blocks per task id 256611245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_percent::1022 0.145523 # Percentage of cache occupancy per task id 256711245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.003662 # Percentage of cache occupancy per task id 256811245Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.766373 # Percentage of cache occupancy per task id 256911245Sandreas.sandberg@arm.comsystem.l2c.tags.tag_accesses 75571866 # Number of tag accesses 257011245Sandreas.sandberg@arm.comsystem.l2c.tags.data_accesses 75571866 # Number of data accesses 257111245Sandreas.sandberg@arm.comsystem.l2c.WritebackDirty_hits::writebacks 2585563 # number of WritebackDirty hits 257211245Sandreas.sandberg@arm.comsystem.l2c.WritebackDirty_hits::total 2585563 # number of WritebackDirty hits 257311245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 160084 # number of UpgradeReq hits 257411245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 122219 # number of UpgradeReq hits 257511245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_hits::total 282303 # number of UpgradeReq hits 257611245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 41093 # number of SCUpgradeReq hits 257711245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 37320 # number of SCUpgradeReq hits 257811245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_hits::total 78413 # number of SCUpgradeReq hits 257911245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 164973 # number of ReadExReq hits 258011245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 176191 # number of ReadExReq hits 258111245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_hits::total 341164 # number of ReadExReq hits 258211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.dtb.walker 5942 # number of ReadSharedReq hits 258311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.itb.walker 3808 # number of ReadSharedReq hits 258411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.inst 649495 # number of ReadSharedReq hits 258511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.data 595249 # number of ReadSharedReq hits 258611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 326607 # number of ReadSharedReq hits 258711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.dtb.walker 6405 # number of ReadSharedReq hits 258811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.itb.walker 4811 # number of ReadSharedReq hits 258911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.inst 608519 # number of ReadSharedReq hits 259011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.data 523825 # number of ReadSharedReq hits 259111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 313790 # number of ReadSharedReq hits 259211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_hits::total 3038451 # number of ReadSharedReq hits 259311245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 5942 # number of demand (read+write) hits 259411245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 3808 # number of demand (read+write) hits 259511245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu0.inst 649495 # number of demand (read+write) hits 259611245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu0.data 760222 # number of demand (read+write) hits 259711245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 326607 # number of demand (read+write) hits 259811245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 6405 # number of demand (read+write) hits 259911245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 4811 # number of demand (read+write) hits 260011245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu1.inst 608519 # number of demand (read+write) hits 260111245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu1.data 700016 # number of demand (read+write) hits 260211245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 313790 # number of demand (read+write) hits 260311245Sandreas.sandberg@arm.comsystem.l2c.demand_hits::total 3379615 # number of demand (read+write) hits 260411245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 5942 # number of overall hits 260511245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 3808 # number of overall hits 260611245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu0.inst 649495 # number of overall hits 260711245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu0.data 760222 # number of overall hits 260811245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 326607 # number of overall hits 260911245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 6405 # number of overall hits 261011245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 4811 # number of overall hits 261111245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu1.inst 608519 # number of overall hits 261211245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu1.data 700016 # number of overall hits 261311245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 313790 # number of overall hits 261411245Sandreas.sandberg@arm.comsystem.l2c.overall_hits::total 3379615 # number of overall hits 261511245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 64947 # number of UpgradeReq misses 261611245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 58762 # number of UpgradeReq misses 261711245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_misses::total 123709 # number of UpgradeReq misses 261811245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 12100 # number of SCUpgradeReq misses 261911245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 11098 # number of SCUpgradeReq misses 262011245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_misses::total 23198 # number of SCUpgradeReq misses 262111245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 478835 # number of ReadExReq misses 262211245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 137880 # number of ReadExReq misses 262311245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_misses::total 616715 # number of ReadExReq misses 262411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.dtb.walker 1338 # number of ReadSharedReq misses 262511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.itb.walker 1182 # number of ReadSharedReq misses 262611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.inst 61507 # number of ReadSharedReq misses 262711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.data 116953 # number of ReadSharedReq misses 262811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 182171 # number of ReadSharedReq misses 262911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.dtb.walker 1669 # number of ReadSharedReq misses 263011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.itb.walker 1507 # number of ReadSharedReq misses 263111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.inst 57727 # number of ReadSharedReq misses 263211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.data 105504 # number of ReadSharedReq misses 263311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 168487 # number of ReadSharedReq misses 263411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_misses::total 698045 # number of ReadSharedReq misses 263511245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 1338 # number of demand (read+write) misses 263611245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 1182 # number of demand (read+write) misses 263711245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu0.inst 61507 # number of demand (read+write) misses 263811245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu0.data 595788 # number of demand (read+write) misses 263911245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 182171 # number of demand (read+write) misses 264011245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 1669 # number of demand (read+write) misses 264111245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu1.itb.walker 1507 # number of demand (read+write) misses 264211245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu1.inst 57727 # number of demand (read+write) misses 264311245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu1.data 243384 # number of demand (read+write) misses 264411245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 168487 # number of demand (read+write) misses 264511245Sandreas.sandberg@arm.comsystem.l2c.demand_misses::total 1314760 # number of demand (read+write) misses 264611245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 1338 # number of overall misses 264711245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 1182 # number of overall misses 264811245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu0.inst 61507 # number of overall misses 264911245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu0.data 595788 # number of overall misses 265011245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 182171 # number of overall misses 265111245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 1669 # number of overall misses 265211245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu1.itb.walker 1507 # number of overall misses 265311245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu1.inst 57727 # number of overall misses 265411245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu1.data 243384 # number of overall misses 265511245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 168487 # number of overall misses 265611245Sandreas.sandberg@arm.comsystem.l2c.overall_misses::total 1314760 # number of overall misses 265711245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 1164704000 # number of UpgradeReq miss cycles 265811245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 1071145000 # number of UpgradeReq miss cycles 265911245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_miss_latency::total 2235849000 # number of UpgradeReq miss cycles 266011245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 211169000 # number of SCUpgradeReq miss cycles 266111245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 187264500 # number of SCUpgradeReq miss cycles 266211245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 398433500 # number of SCUpgradeReq miss cycles 266311245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 66775651499 # number of ReadExReq miss cycles 266411245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 18645271000 # number of ReadExReq miss cycles 266511245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_miss_latency::total 85420922499 # number of ReadExReq miss cycles 266611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 186837000 # number of ReadSharedReq miss cycles 266711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 167036500 # number of ReadSharedReq miss cycles 266811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.inst 8232186000 # number of ReadSharedReq miss cycles 266911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.data 16101034000 # number of ReadSharedReq miss cycles 267011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 29946000398 # number of ReadSharedReq miss cycles 267111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 234710500 # number of ReadSharedReq miss cycles 267211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 209918500 # number of ReadSharedReq miss cycles 267311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.inst 7713073500 # number of ReadSharedReq miss cycles 267411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.data 14641394000 # number of ReadSharedReq miss cycles 267511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 27273747422 # number of ReadSharedReq miss cycles 267611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_latency::total 104705937820 # number of ReadSharedReq miss cycles 267711245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 186837000 # number of demand (read+write) miss cycles 267811245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 167036500 # number of demand (read+write) miss cycles 267911245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 8232186000 # number of demand (read+write) miss cycles 268011245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu0.data 82876685499 # number of demand (read+write) miss cycles 268111245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 29946000398 # number of demand (read+write) miss cycles 268211245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 234710500 # number of demand (read+write) miss cycles 268311245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 209918500 # number of demand (read+write) miss cycles 268411245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 7713073500 # number of demand (read+write) miss cycles 268511245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu1.data 33286665000 # number of demand (read+write) miss cycles 268611245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 27273747422 # number of demand (read+write) miss cycles 268711245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_latency::total 190126860319 # number of demand (read+write) miss cycles 268811245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 186837000 # number of overall miss cycles 268911245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 167036500 # number of overall miss cycles 269011245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 8232186000 # number of overall miss cycles 269111245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu0.data 82876685499 # number of overall miss cycles 269211245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 29946000398 # number of overall miss cycles 269311245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 234710500 # number of overall miss cycles 269411245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 209918500 # number of overall miss cycles 269511245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 7713073500 # number of overall miss cycles 269611245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu1.data 33286665000 # number of overall miss cycles 269711245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 27273747422 # number of overall miss cycles 269811245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_latency::total 190126860319 # number of overall miss cycles 269911245Sandreas.sandberg@arm.comsystem.l2c.WritebackDirty_accesses::writebacks 2585563 # number of WritebackDirty accesses(hits+misses) 270011245Sandreas.sandberg@arm.comsystem.l2c.WritebackDirty_accesses::total 2585563 # number of WritebackDirty accesses(hits+misses) 270111245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 225031 # number of UpgradeReq accesses(hits+misses) 270211245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 180981 # number of UpgradeReq accesses(hits+misses) 270311245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_accesses::total 406012 # number of UpgradeReq accesses(hits+misses) 270411245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 53193 # number of SCUpgradeReq accesses(hits+misses) 270511245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 48418 # number of SCUpgradeReq accesses(hits+misses) 270611245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_accesses::total 101611 # number of SCUpgradeReq accesses(hits+misses) 270711245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 643808 # number of ReadExReq accesses(hits+misses) 270811245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 314071 # number of ReadExReq accesses(hits+misses) 270911245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_accesses::total 957879 # number of ReadExReq accesses(hits+misses) 271011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 7280 # number of ReadSharedReq accesses(hits+misses) 271111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.itb.walker 4990 # number of ReadSharedReq accesses(hits+misses) 271211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.inst 711002 # number of ReadSharedReq accesses(hits+misses) 271311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.data 712202 # number of ReadSharedReq accesses(hits+misses) 271411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 508778 # number of ReadSharedReq accesses(hits+misses) 271511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 8074 # number of ReadSharedReq accesses(hits+misses) 271611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.itb.walker 6318 # number of ReadSharedReq accesses(hits+misses) 271711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.inst 666246 # number of ReadSharedReq accesses(hits+misses) 271811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.data 629329 # number of ReadSharedReq accesses(hits+misses) 271911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 482277 # number of ReadSharedReq accesses(hits+misses) 272011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_accesses::total 3736496 # number of ReadSharedReq accesses(hits+misses) 272111245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 7280 # number of demand (read+write) accesses 272211245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 4990 # number of demand (read+write) accesses 272311245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu0.inst 711002 # number of demand (read+write) accesses 272411245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu0.data 1356010 # number of demand (read+write) accesses 272511245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 508778 # number of demand (read+write) accesses 272611245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 8074 # number of demand (read+write) accesses 272711245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 6318 # number of demand (read+write) accesses 272811245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu1.inst 666246 # number of demand (read+write) accesses 272911245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu1.data 943400 # number of demand (read+write) accesses 273011245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 482277 # number of demand (read+write) accesses 273111245Sandreas.sandberg@arm.comsystem.l2c.demand_accesses::total 4694375 # number of demand (read+write) accesses 273211245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 7280 # number of overall (read+write) accesses 273311245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 4990 # number of overall (read+write) accesses 273411245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu0.inst 711002 # number of overall (read+write) accesses 273511245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu0.data 1356010 # number of overall (read+write) accesses 273611245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 508778 # number of overall (read+write) accesses 273711245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 8074 # number of overall (read+write) accesses 273811245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 6318 # number of overall (read+write) accesses 273911245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu1.inst 666246 # number of overall (read+write) accesses 274011245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu1.data 943400 # number of overall (read+write) accesses 274111245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 482277 # number of overall (read+write) accesses 274211245Sandreas.sandberg@arm.comsystem.l2c.overall_accesses::total 4694375 # number of overall (read+write) accesses 274311245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.288614 # miss rate for UpgradeReq accesses 274411245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.324686 # miss rate for UpgradeReq accesses 274511245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.304693 # miss rate for UpgradeReq accesses 274611245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.227474 # miss rate for SCUpgradeReq accesses 274711245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.229212 # miss rate for SCUpgradeReq accesses 274811245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.228302 # miss rate for SCUpgradeReq accesses 274911245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.743754 # miss rate for ReadExReq accesses 275011245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.439009 # miss rate for ReadExReq accesses 275111245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.643834 # miss rate for ReadExReq accesses 275211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.183791 # miss rate for ReadSharedReq accesses 275311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.236874 # miss rate for ReadSharedReq accesses 275411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.086507 # miss rate for ReadSharedReq accesses 275511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.164213 # miss rate for ReadSharedReq accesses 275611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.358056 # miss rate for ReadSharedReq accesses 275711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.206713 # miss rate for ReadSharedReq accesses 275811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.238525 # miss rate for ReadSharedReq accesses 275911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.086645 # miss rate for ReadSharedReq accesses 276011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.167645 # miss rate for ReadSharedReq accesses 276111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.349357 # miss rate for ReadSharedReq accesses 276211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_miss_rate::total 0.186818 # miss rate for ReadSharedReq accesses 276311245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.183791 # miss rate for demand accesses 276411245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.236874 # miss rate for demand accesses 276511245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.086507 # miss rate for demand accesses 276611245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.439368 # miss rate for demand accesses 276711245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.358056 # miss rate for demand accesses 276811245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.206713 # miss rate for demand accesses 276911245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.238525 # miss rate for demand accesses 277011245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.086645 # miss rate for demand accesses 277111245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.257986 # miss rate for demand accesses 277211245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.349357 # miss rate for demand accesses 277311245Sandreas.sandberg@arm.comsystem.l2c.demand_miss_rate::total 0.280071 # miss rate for demand accesses 277411245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.183791 # miss rate for overall accesses 277511245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.236874 # miss rate for overall accesses 277611245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.086507 # miss rate for overall accesses 277711245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.439368 # miss rate for overall accesses 277811245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.358056 # miss rate for overall accesses 277911245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.206713 # miss rate for overall accesses 278011245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.238525 # miss rate for overall accesses 278111245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.086645 # miss rate for overall accesses 278211245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.257986 # miss rate for overall accesses 278311245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.349357 # miss rate for overall accesses 278411245Sandreas.sandberg@arm.comsystem.l2c.overall_miss_rate::total 0.280071 # miss rate for overall accesses 278511245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 17933.145488 # average UpgradeReq miss latency 278611245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 18228.532045 # average UpgradeReq miss latency 278711245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 18073.454640 # average UpgradeReq miss latency 278811245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 17451.983471 # average SCUpgradeReq miss latency 278911245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 16873.715985 # average SCUpgradeReq miss latency 279011245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 17175.338391 # average SCUpgradeReq miss latency 279111245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 139454.408093 # average ReadExReq miss latency 279211245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 135228.249202 # average ReadExReq miss latency 279311245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 138509.558709 # average ReadExReq miss latency 279411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 139639.013453 # average ReadSharedReq miss latency 279511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 141316.835871 # average ReadSharedReq miss latency 279611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 133841.448941 # average ReadSharedReq miss latency 279711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 137670.978940 # average ReadSharedReq miss latency 279811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 164384.015008 # average ReadSharedReq miss latency 279911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 140629.418814 # average ReadSharedReq miss latency 280011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 139295.620438 # average ReadSharedReq miss latency 280111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 133612.928093 # average ReadSharedReq miss latency 280211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 138775.724143 # average ReadSharedReq miss latency 280311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 161874.491338 # average ReadSharedReq miss latency 280411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::total 149998.836493 # average ReadSharedReq miss latency 280511245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 139639.013453 # average overall miss latency 280611245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 141316.835871 # average overall miss latency 280711245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 133841.448941 # average overall miss latency 280811245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 139104.321502 # average overall miss latency 280911245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 164384.015008 # average overall miss latency 281011245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 140629.418814 # average overall miss latency 281111245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 139295.620438 # average overall miss latency 281211245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 133612.928093 # average overall miss latency 281311245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 136766.036387 # average overall miss latency 281411245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 161874.491338 # average overall miss latency 281511245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_miss_latency::total 144609.556359 # average overall miss latency 281611245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 139639.013453 # average overall miss latency 281711245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 141316.835871 # average overall miss latency 281811245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 133841.448941 # average overall miss latency 281911245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 139104.321502 # average overall miss latency 282011245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 164384.015008 # average overall miss latency 282111245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 140629.418814 # average overall miss latency 282211245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 139295.620438 # average overall miss latency 282311245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 133612.928093 # average overall miss latency 282411245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 136766.036387 # average overall miss latency 282511245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 161874.491338 # average overall miss latency 282611245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_miss_latency::total 144609.556359 # average overall miss latency 282711245Sandreas.sandberg@arm.comsystem.l2c.blocked_cycles::no_mshrs 2084 # number of cycles access was blocked 282810515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 282911245Sandreas.sandberg@arm.comsystem.l2c.blocked::no_mshrs 32 # number of cycles access was blocked 283010515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 283111245Sandreas.sandberg@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs 65.125000 # average number of cycles each access was blocked 283210515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 283310515SAli.Saidi@ARM.comsystem.l2c.fast_writes 0 # number of fast writes performed 283410515SAli.Saidi@ARM.comsystem.l2c.cache_copies 0 # number of cache copies performed 283511245Sandreas.sandberg@arm.comsystem.l2c.writebacks::writebacks 965818 # number of writebacks 283611245Sandreas.sandberg@arm.comsystem.l2c.writebacks::total 965818 # number of writebacks 283711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.dtb.walker 1 # number of ReadSharedReq MSHR hits 283811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.inst 143 # number of ReadSharedReq MSHR hits 283911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.data 157 # number of ReadSharedReq MSHR hits 284011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.inst 129 # number of ReadSharedReq MSHR hits 284111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.data 82 # number of ReadSharedReq MSHR hits 284211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_hits::total 512 # number of ReadSharedReq MSHR hits 284311245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_hits::cpu0.dtb.walker 1 # number of demand (read+write) MSHR hits 284411245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 143 # number of demand (read+write) MSHR hits 284511245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_hits::cpu0.data 157 # number of demand (read+write) MSHR hits 284611245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 129 # number of demand (read+write) MSHR hits 284711245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_hits::cpu1.data 82 # number of demand (read+write) MSHR hits 284811245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_hits::total 512 # number of demand (read+write) MSHR hits 284911245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_hits::cpu0.dtb.walker 1 # number of overall MSHR hits 285011245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 143 # number of overall MSHR hits 285111245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_hits::cpu0.data 157 # number of overall MSHR hits 285211245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 129 # number of overall MSHR hits 285311245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_hits::cpu1.data 82 # number of overall MSHR hits 285411245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_hits::total 512 # number of overall MSHR hits 285511245Sandreas.sandberg@arm.comsystem.l2c.CleanEvict_mshr_misses::writebacks 48026 # number of CleanEvict MSHR misses 285611245Sandreas.sandberg@arm.comsystem.l2c.CleanEvict_mshr_misses::total 48026 # number of CleanEvict MSHR misses 285711245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 64947 # number of UpgradeReq MSHR misses 285811245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 58762 # number of UpgradeReq MSHR misses 285911245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 123709 # number of UpgradeReq MSHR misses 286011245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 12100 # number of SCUpgradeReq MSHR misses 286111245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 11098 # number of SCUpgradeReq MSHR misses 286211245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 23198 # number of SCUpgradeReq MSHR misses 286311245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 478835 # number of ReadExReq MSHR misses 286411245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 137880 # number of ReadExReq MSHR misses 286511245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_misses::total 616715 # number of ReadExReq MSHR misses 286611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 1337 # number of ReadSharedReq MSHR misses 286711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 1182 # number of ReadSharedReq MSHR misses 286811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.inst 61364 # number of ReadSharedReq MSHR misses 286911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 116796 # number of ReadSharedReq MSHR misses 287011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 182171 # number of ReadSharedReq MSHR misses 287111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 1669 # number of ReadSharedReq MSHR misses 287211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 1507 # number of ReadSharedReq MSHR misses 287311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.inst 57598 # number of ReadSharedReq MSHR misses 287411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 105422 # number of ReadSharedReq MSHR misses 287511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 168487 # number of ReadSharedReq MSHR misses 287611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_misses::total 697533 # number of ReadSharedReq MSHR misses 287711245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 1337 # number of demand (read+write) MSHR misses 287811245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 1182 # number of demand (read+write) MSHR misses 287911245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 61364 # number of demand (read+write) MSHR misses 288011245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 595631 # number of demand (read+write) MSHR misses 288111245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 182171 # number of demand (read+write) MSHR misses 288211245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 1669 # number of demand (read+write) MSHR misses 288311245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 1507 # number of demand (read+write) MSHR misses 288411245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 57598 # number of demand (read+write) MSHR misses 288511245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 243302 # number of demand (read+write) MSHR misses 288611245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 168487 # number of demand (read+write) MSHR misses 288711245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_misses::total 1314248 # number of demand (read+write) MSHR misses 288811245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 1337 # number of overall MSHR misses 288911245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 1182 # number of overall MSHR misses 289011245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 61364 # number of overall MSHR misses 289111245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 595631 # number of overall MSHR misses 289211245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 182171 # number of overall MSHR misses 289311245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 1669 # number of overall MSHR misses 289411245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 1507 # number of overall MSHR misses 289511245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 57598 # number of overall MSHR misses 289611245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 243302 # number of overall MSHR misses 289711245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 168487 # number of overall MSHR misses 289811245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_misses::total 1314248 # number of overall MSHR misses 289911138Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 52309 # number of ReadReq MSHR uncacheable 290011245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 15485 # number of ReadReq MSHR uncacheable 290111138Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 92 # number of ReadReq MSHR uncacheable 290211245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 22693 # number of ReadReq MSHR uncacheable 290311245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_mshr_uncacheable::total 90579 # number of ReadReq MSHR uncacheable 290411245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 16430 # number of WriteReq MSHR uncacheable 290511245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 21647 # number of WriteReq MSHR uncacheable 290611245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_mshr_uncacheable::total 38077 # number of WriteReq MSHR uncacheable 290711138Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 52309 # number of overall MSHR uncacheable misses 290811245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 31915 # number of overall MSHR uncacheable misses 290911138Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 92 # number of overall MSHR uncacheable misses 291011245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 44340 # number of overall MSHR uncacheable misses 291111245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_uncacheable_misses::total 128656 # number of overall MSHR uncacheable misses 291211245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 4765672001 # number of UpgradeReq MSHR miss cycles 291311245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 4320405502 # number of UpgradeReq MSHR miss cycles 291411245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 9086077503 # number of UpgradeReq MSHR miss cycles 291511245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 924485500 # number of SCUpgradeReq MSHR miss cycles 291611245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 848848000 # number of SCUpgradeReq MSHR miss cycles 291711245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 1773333500 # number of SCUpgradeReq MSHR miss cycles 291811245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 61987301499 # number of ReadExReq MSHR miss cycles 291911245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 17266471000 # number of ReadExReq MSHR miss cycles 292011245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 79253772499 # number of ReadExReq MSHR miss cycles 292111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 173355000 # number of ReadSharedReq MSHR miss cycles 292211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 155216500 # number of ReadSharedReq MSHR miss cycles 292311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 7602474500 # number of ReadSharedReq MSHR miss cycles 292411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 14909949000 # number of ReadSharedReq MSHR miss cycles 292511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 28124290398 # number of ReadSharedReq MSHR miss cycles 292611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 218020500 # number of ReadSharedReq MSHR miss cycles 292711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 194848500 # number of ReadSharedReq MSHR miss cycles 292811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 7122979500 # number of ReadSharedReq MSHR miss cycles 292911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 13576100500 # number of ReadSharedReq MSHR miss cycles 293011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 25588917422 # number of ReadSharedReq MSHR miss cycles 293111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::total 97666151820 # number of ReadSharedReq MSHR miss cycles 293211245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 173355000 # number of demand (read+write) MSHR miss cycles 293311245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 155216500 # number of demand (read+write) MSHR miss cycles 293411245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 7602474500 # number of demand (read+write) MSHR miss cycles 293511245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 76897250499 # number of demand (read+write) MSHR miss cycles 293611245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 28124290398 # number of demand (read+write) MSHR miss cycles 293711245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 218020500 # number of demand (read+write) MSHR miss cycles 293811245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 194848500 # number of demand (read+write) MSHR miss cycles 293911245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 7122979500 # number of demand (read+write) MSHR miss cycles 294011245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 30842571500 # number of demand (read+write) MSHR miss cycles 294111245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 25588917422 # number of demand (read+write) MSHR miss cycles 294211245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_latency::total 176919924319 # number of demand (read+write) MSHR miss cycles 294311245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 173355000 # number of overall MSHR miss cycles 294411245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 155216500 # number of overall MSHR miss cycles 294511245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 7602474500 # number of overall MSHR miss cycles 294611245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 76897250499 # number of overall MSHR miss cycles 294711245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 28124290398 # number of overall MSHR miss cycles 294811245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 218020500 # number of overall MSHR miss cycles 294911245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 194848500 # number of overall MSHR miss cycles 295011245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 7122979500 # number of overall MSHR miss cycles 295111245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 30842571500 # number of overall MSHR miss cycles 295211245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 25588917422 # number of overall MSHR miss cycles 295311245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_latency::total 176919924319 # number of overall MSHR miss cycles 295411201Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5897666000 # number of ReadReq MSHR uncacheable cycles 295511245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 2374540500 # number of ReadReq MSHR uncacheable cycles 295611201Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 10279000 # number of ReadReq MSHR uncacheable cycles 295711245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 3555600500 # number of ReadReq MSHR uncacheable cycles 295811245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 11838086000 # number of ReadReq MSHR uncacheable cycles 295911245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2488343500 # number of WriteReq MSHR uncacheable cycles 296011245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 3486351500 # number of WriteReq MSHR uncacheable cycles 296111245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::total 5974695000 # number of WriteReq MSHR uncacheable cycles 296211201Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5897666000 # number of overall MSHR uncacheable cycles 296311245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 4862884000 # number of overall MSHR uncacheable cycles 296411201Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 10279000 # number of overall MSHR uncacheable cycles 296511245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 7041952000 # number of overall MSHR uncacheable cycles 296611245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 17812781000 # number of overall MSHR uncacheable cycles 296710892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 296810892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 296911245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.288614 # mshr miss rate for UpgradeReq accesses 297011245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.324686 # mshr miss rate for UpgradeReq accesses 297111245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.304693 # mshr miss rate for UpgradeReq accesses 297211245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.227474 # mshr miss rate for SCUpgradeReq accesses 297311245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.229212 # mshr miss rate for SCUpgradeReq accesses 297411245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.228302 # mshr miss rate for SCUpgradeReq accesses 297511245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.743754 # mshr miss rate for ReadExReq accesses 297611245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.439009 # mshr miss rate for ReadExReq accesses 297711245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.643834 # mshr miss rate for ReadExReq accesses 297811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.183654 # mshr miss rate for ReadSharedReq accesses 297911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.236874 # mshr miss rate for ReadSharedReq accesses 298011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.086306 # mshr miss rate for ReadSharedReq accesses 298111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.163993 # mshr miss rate for ReadSharedReq accesses 298211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.358056 # mshr miss rate for ReadSharedReq accesses 298311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.206713 # mshr miss rate for ReadSharedReq accesses 298411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.238525 # mshr miss rate for ReadSharedReq accesses 298511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.086452 # mshr miss rate for ReadSharedReq accesses 298611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.167515 # mshr miss rate for ReadSharedReq accesses 298711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.349357 # mshr miss rate for ReadSharedReq accesses 298811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.186681 # mshr miss rate for ReadSharedReq accesses 298911245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.183654 # mshr miss rate for demand accesses 299011245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.236874 # mshr miss rate for demand accesses 299111245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.086306 # mshr miss rate for demand accesses 299211245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.439253 # mshr miss rate for demand accesses 299311245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.358056 # mshr miss rate for demand accesses 299411245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.206713 # mshr miss rate for demand accesses 299511245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.238525 # mshr miss rate for demand accesses 299611245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.086452 # mshr miss rate for demand accesses 299711245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.257899 # mshr miss rate for demand accesses 299811245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.349357 # mshr miss rate for demand accesses 299911245Sandreas.sandberg@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.279962 # mshr miss rate for demand accesses 300011245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.183654 # mshr miss rate for overall accesses 300111245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.236874 # mshr miss rate for overall accesses 300211245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.086306 # mshr miss rate for overall accesses 300311245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.439253 # mshr miss rate for overall accesses 300411245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.358056 # mshr miss rate for overall accesses 300511245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.206713 # mshr miss rate for overall accesses 300611245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.238525 # mshr miss rate for overall accesses 300711245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.086452 # mshr miss rate for overall accesses 300811245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.257899 # mshr miss rate for overall accesses 300911245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.349357 # mshr miss rate for overall accesses 301011245Sandreas.sandberg@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.279962 # mshr miss rate for overall accesses 301111245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 73377.861964 # average UpgradeReq mshr miss latency 301211245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 73523.799428 # average UpgradeReq mshr miss latency 301311245Sandreas.sandberg@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 73447.182525 # average UpgradeReq mshr miss latency 301411245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 76403.760331 # average SCUpgradeReq mshr miss latency 301511245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 76486.574158 # average SCUpgradeReq mshr miss latency 301611245Sandreas.sandberg@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 76443.378740 # average SCUpgradeReq mshr miss latency 301711245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 129454.408093 # average ReadExReq mshr miss latency 301811245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 125228.249202 # average ReadExReq mshr miss latency 301911245Sandreas.sandberg@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 128509.558709 # average ReadExReq mshr miss latency 302011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 129659.685864 # average ReadSharedReq mshr miss latency 302111245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 131316.835871 # average ReadSharedReq mshr miss latency 302211245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 123891.442866 # average ReadSharedReq mshr miss latency 302311245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 127658.044796 # average ReadSharedReq mshr miss latency 302411245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 154384.015008 # average ReadSharedReq mshr miss latency 302511245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 130629.418814 # average ReadSharedReq mshr miss latency 302611245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 129295.620438 # average ReadSharedReq mshr miss latency 302711245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 123667.132539 # average ReadSharedReq mshr miss latency 302811245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 128778.627801 # average ReadSharedReq mshr miss latency 302911245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 151874.728745 # average ReadSharedReq mshr miss latency 303011245Sandreas.sandberg@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 140016.532293 # average ReadSharedReq mshr miss latency 303111245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 129659.685864 # average overall mshr miss latency 303211245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 131316.835871 # average overall mshr miss latency 303311245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 123891.442866 # average overall mshr miss latency 303411245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 129102.163083 # average overall mshr miss latency 303511245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 154384.015008 # average overall mshr miss latency 303611245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 130629.418814 # average overall mshr miss latency 303711245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 129295.620438 # average overall mshr miss latency 303811245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 123667.132539 # average overall mshr miss latency 303911245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 126766.617208 # average overall mshr miss latency 304011245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 151874.728745 # average overall mshr miss latency 304111245Sandreas.sandberg@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 134616.848813 # average overall mshr miss latency 304211245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 129659.685864 # average overall mshr miss latency 304311245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 131316.835871 # average overall mshr miss latency 304411245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 123891.442866 # average overall mshr miss latency 304511245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 129102.163083 # average overall mshr miss latency 304611245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 154384.015008 # average overall mshr miss latency 304711245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 130629.418814 # average overall mshr miss latency 304811245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 129295.620438 # average overall mshr miss latency 304911245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 123667.132539 # average overall mshr miss latency 305011245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 126766.617208 # average overall mshr miss latency 305111245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 151874.728745 # average overall mshr miss latency 305211245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 134616.848813 # average overall mshr miss latency 305311201Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112746.678392 # average ReadReq mshr uncacheable latency 305411245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 153344.559251 # average ReadReq mshr uncacheable latency 305511201Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 111728.260870 # average ReadReq mshr uncacheable latency 305611245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 156682.699511 # average ReadReq mshr uncacheable latency 305711245Sandreas.sandberg@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 130693.494077 # average ReadReq mshr uncacheable latency 305811245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 151451.217285 # average WriteReq mshr uncacheable latency 305911245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 161054.718899 # average WriteReq mshr uncacheable latency 306011245Sandreas.sandberg@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total 156910.864827 # average WriteReq mshr uncacheable latency 306111201Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112746.678392 # average overall mshr uncacheable latency 306211245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 152369.857434 # average overall mshr uncacheable latency 306311201Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 111728.260870 # average overall mshr uncacheable latency 306411245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 158817.140280 # average overall mshr uncacheable latency 306511245Sandreas.sandberg@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total 138452.781060 # average overall mshr uncacheable latency 306610515SAli.Saidi@ARM.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 306711245Sandreas.sandberg@arm.comsystem.membus.trans_dist::ReadReq 90579 # Transaction distribution 306811245Sandreas.sandberg@arm.comsystem.membus.trans_dist::ReadResp 797028 # Transaction distribution 306911245Sandreas.sandberg@arm.comsystem.membus.trans_dist::WriteReq 38077 # Transaction distribution 307011245Sandreas.sandberg@arm.comsystem.membus.trans_dist::WriteResp 38077 # Transaction distribution 307111245Sandreas.sandberg@arm.comsystem.membus.trans_dist::WritebackDirty 1072761 # Transaction distribution 307211245Sandreas.sandberg@arm.comsystem.membus.trans_dist::CleanEvict 234796 # Transaction distribution 307311245Sandreas.sandberg@arm.comsystem.membus.trans_dist::UpgradeReq 432847 # Transaction distribution 307411245Sandreas.sandberg@arm.comsystem.membus.trans_dist::SCUpgradeReq 303767 # Transaction distribution 307511245Sandreas.sandberg@arm.comsystem.membus.trans_dist::UpgradeResp 155875 # Transaction distribution 307611245Sandreas.sandberg@arm.comsystem.membus.trans_dist::SCUpgradeFailReq 3 # Transaction distribution 307711245Sandreas.sandberg@arm.comsystem.membus.trans_dist::ReadExReq 628014 # Transaction distribution 307811245Sandreas.sandberg@arm.comsystem.membus.trans_dist::ReadExResp 607752 # Transaction distribution 307911245Sandreas.sandberg@arm.comsystem.membus.trans_dist::ReadSharedReq 706453 # Transaction distribution 308011245Sandreas.sandberg@arm.comsystem.membus.trans_dist::InvalidateReq 106976 # Transaction distribution 308111245Sandreas.sandberg@arm.comsystem.membus.trans_dist::InvalidateResp 106976 # Transaction distribution 308211245Sandreas.sandberg@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122988 # Packet count per connected master and slave (bytes) 308310585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 52 # Packet count per connected master and slave (bytes) 308411245Sandreas.sandberg@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 24302 # Packet count per connected master and slave (bytes) 308511245Sandreas.sandberg@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4826718 # Packet count per connected master and slave (bytes) 308611245Sandreas.sandberg@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 4974060 # Packet count per connected master and slave (bytes) 308711245Sandreas.sandberg@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 342886 # Packet count per connected master and slave (bytes) 308811245Sandreas.sandberg@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 342886 # Packet count per connected master and slave (bytes) 308911245Sandreas.sandberg@arm.comsystem.membus.pkt_count::total 5316946 # Packet count per connected master and slave (bytes) 309011245Sandreas.sandberg@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 156003 # Cumulative packet size per connected master and slave (bytes) 309110585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1324 # Cumulative packet size per connected master and slave (bytes) 309211245Sandreas.sandberg@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 48604 # Cumulative packet size per connected master and slave (bytes) 309311245Sandreas.sandberg@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 148677184 # Cumulative packet size per connected master and slave (bytes) 309411245Sandreas.sandberg@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 148883115 # Cumulative packet size per connected master and slave (bytes) 309511245Sandreas.sandberg@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7268800 # Cumulative packet size per connected master and slave (bytes) 309611245Sandreas.sandberg@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 7268800 # Cumulative packet size per connected master and slave (bytes) 309711245Sandreas.sandberg@arm.comsystem.membus.pkt_size::total 156151915 # Cumulative packet size per connected master and slave (bytes) 309811245Sandreas.sandberg@arm.comsystem.membus.snoops 604039 # Total snoops (count) 309911245Sandreas.sandberg@arm.comsystem.membus.snoop_fanout::samples 3616779 # Request fanout histogram 310010585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 310110585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 310210585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 310310585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 310411245Sandreas.sandberg@arm.comsystem.membus.snoop_fanout::1 3616779 100.00% 100.00% # Request fanout histogram 310510585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 310610585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 310710585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 310810585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 310911245Sandreas.sandberg@arm.comsystem.membus.snoop_fanout::total 3616779 # Request fanout histogram 311011245Sandreas.sandberg@arm.comsystem.membus.reqLayer0.occupancy 110163500 # Layer occupancy (ticks) 311110585Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 311210892Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 33984 # Layer occupancy (ticks) 311310585Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 311411245Sandreas.sandberg@arm.comsystem.membus.reqLayer2.occupancy 20375999 # Layer occupancy (ticks) 311510585Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 311611245Sandreas.sandberg@arm.comsystem.membus.reqLayer5.occupancy 7677665405 # Layer occupancy (ticks) 311710585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 311811245Sandreas.sandberg@arm.comsystem.membus.respLayer2.occupancy 7558802547 # Layer occupancy (ticks) 311910585Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 312011245Sandreas.sandberg@arm.comsystem.membus.respLayer3.occupancy 229140974 # Layer occupancy (ticks) 312110585Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 312211239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 312311239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 312411239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 312511239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 312611239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 312711239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_sys.clock 16667 # Clock period in ticks 312810515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 312910515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 313010515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 313110515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 313210515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 313310515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 313410515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 313510515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 313610515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 313711201Sandreas.hansson@arm.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 313810515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 313910515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 314010515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 314111201Sandreas.hansson@arm.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 314210515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 314310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 314410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 314510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 314610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 314710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 314810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 314910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 315010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 315110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 315210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 315310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 315410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 315510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 315610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 315710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 315810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 315910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 316010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 316110515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 316210515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 316310515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 316410515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 316510515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 316610515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 316710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 316810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 316910515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 317011239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 317111239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 317211239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 317311239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks 317411245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_filter.tot_requests 11857284 # Total number of requests made to the snoop filter. 317511245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_filter.hit_single_requests 6410159 # Number of requests hitting in the snoop filter with a single holder of the requested data. 317611245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_filter.hit_multi_requests 2032721 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 317711245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_filter.tot_snoops 132920 # Total number of snoops made to the snoop filter. 317811245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_filter.hit_single_snoops 118959 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 317911245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_filter.hit_multi_snoops 13961 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 318011245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::ReadReq 90581 # Transaction distribution 318111245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::ReadResp 4604579 # Transaction distribution 318211245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::WriteReq 38077 # Transaction distribution 318311245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::WriteResp 38077 # Transaction distribution 318411245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::WritebackDirty 3658344 # Transaction distribution 318511245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::CleanEvict 1620073 # Transaction distribution 318611245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 706187 # Transaction distribution 318711245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 382180 # Transaction distribution 318811245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 1088365 # Transaction distribution 318911245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 111 # Transaction distribution 319011245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::UpgradeFailResp 111 # Transaction distribution 319111245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::ReadExReq 1100091 # Transaction distribution 319211245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::ReadExResp 1100091 # Transaction distribution 319311245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::ReadSharedReq 4521240 # Transaction distribution 319411245Sandreas.sandberg@arm.comsystem.toL2Bus.trans_dist::InvalidateReq 106976 # Transaction distribution 319511245Sandreas.sandberg@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 8903542 # Packet count per connected master and slave (bytes) 319611245Sandreas.sandberg@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 7167245 # Packet count per connected master and slave (bytes) 319711245Sandreas.sandberg@arm.comsystem.toL2Bus.pkt_count::total 16070787 # Packet count per connected master and slave (bytes) 319811245Sandreas.sandberg@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 267379155 # Cumulative packet size per connected master and slave (bytes) 319911245Sandreas.sandberg@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 202223448 # Cumulative packet size per connected master and slave (bytes) 320011245Sandreas.sandberg@arm.comsystem.toL2Bus.pkt_size::total 469602603 # Cumulative packet size per connected master and slave (bytes) 320111245Sandreas.sandberg@arm.comsystem.toL2Bus.snoops 2985982 # Total snoops (count) 320211245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_fanout::samples 8314965 # Request fanout histogram 320311245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_fanout::mean 0.369241 # Request fanout histogram 320411245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.486066 # Request fanout histogram 320510515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 320611245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_fanout::0 5258700 63.24% 63.24% # Request fanout histogram 320711245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_fanout::1 3042304 36.59% 99.83% # Request fanout histogram 320811245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_fanout::2 13961 0.17% 100.00% # Request fanout histogram 320910515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 321011138Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 321110515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 321211245Sandreas.sandberg@arm.comsystem.toL2Bus.snoop_fanout::total 8314965 # Request fanout histogram 321311245Sandreas.sandberg@arm.comsystem.toL2Bus.reqLayer0.occupancy 8970776631 # Layer occupancy (ticks) 321410515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 321511245Sandreas.sandberg@arm.comsystem.toL2Bus.snoopLayer0.occupancy 2598924 # Layer occupancy (ticks) 321610515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 321711245Sandreas.sandberg@arm.comsystem.toL2Bus.respLayer0.occupancy 5002984602 # Layer occupancy (ticks) 321810515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 321911245Sandreas.sandberg@arm.comsystem.toL2Bus.respLayer1.occupancy 4113788553 # Layer occupancy (ticks) 322010515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 322110515SAli.Saidi@ARM.com 322210515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3223