stats.txt revision 11103
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 311103Snilay@cs.wisc.edusim_seconds 47.482239 # Number of seconds simulated 411103Snilay@cs.wisc.edusim_ticks 47482239150000 # Number of ticks simulated 511103Snilay@cs.wisc.edufinal_tick 47482239150000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711103Snilay@cs.wisc.eduhost_inst_rate 126606 # Simulator instruction rate (inst/s) 811103Snilay@cs.wisc.eduhost_op_rate 148916 # Simulator op (including micro ops) rate (op/s) 911103Snilay@cs.wisc.eduhost_tick_rate 6789587746 # Simulator tick rate (ticks/s) 1011103Snilay@cs.wisc.eduhost_mem_usage 767628 # Number of bytes of host memory used 1111103Snilay@cs.wisc.eduhost_seconds 6993.39 # Real time elapsed on the host 1211103Snilay@cs.wisc.edusim_insts 885402765 # Number of instructions simulated 1311103Snilay@cs.wisc.edusim_ops 1041431052 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu0.dtb.walker 88704 # Number of bytes read from this memory 1711103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu0.itb.walker 71680 # Number of bytes read from this memory 1811103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu0.inst 8153920 # Number of bytes read from this memory 1911103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu0.data 42330888 # Number of bytes read from this memory 2011103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu0.l2cache.prefetcher 14734656 # Number of bytes read from this memory 2111103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu1.dtb.walker 154368 # Number of bytes read from this memory 2211103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu1.itb.walker 137408 # Number of bytes read from this memory 2311103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu1.inst 2906176 # Number of bytes read from this memory 2411103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu1.data 14216400 # Number of bytes read from this memory 2511103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu1.l2cache.prefetcher 12693312 # Number of bytes read from this memory 2611103Snilay@cs.wisc.edusystem.physmem.bytes_read::realview.ide 441664 # Number of bytes read from this memory 2711103Snilay@cs.wisc.edusystem.physmem.bytes_read::total 95929176 # Number of bytes read from this memory 2811103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu0.inst 8153920 # Number of instructions bytes read from this memory 2911103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu1.inst 2906176 # Number of instructions bytes read from this memory 3011103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 11060096 # Number of instructions bytes read from this memory 3111103Snilay@cs.wisc.edusystem.physmem.bytes_written::writebacks 76090688 # Number of bytes written to this memory 3210827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3310636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3411103Snilay@cs.wisc.edusystem.physmem.bytes_written::total 76111272 # Number of bytes written to this memory 3511103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu0.dtb.walker 1386 # Number of read requests responded to by this memory 3611103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu0.itb.walker 1120 # Number of read requests responded to by this memory 3711103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu0.inst 127405 # Number of read requests responded to by this memory 3811103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu0.data 661433 # Number of read requests responded to by this memory 3911103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu0.l2cache.prefetcher 230229 # Number of read requests responded to by this memory 4011103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu1.dtb.walker 2412 # Number of read requests responded to by this memory 4111103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu1.itb.walker 2147 # Number of read requests responded to by this memory 4211103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu1.inst 45409 # Number of read requests responded to by this memory 4311103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu1.data 222144 # Number of read requests responded to by this memory 4411103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu1.l2cache.prefetcher 198333 # Number of read requests responded to by this memory 4511103Snilay@cs.wisc.edusystem.physmem.num_reads::realview.ide 6901 # Number of read requests responded to by this memory 4611103Snilay@cs.wisc.edusystem.physmem.num_reads::total 1498919 # Number of read requests responded to by this memory 4711103Snilay@cs.wisc.edusystem.physmem.num_writes::writebacks 1188917 # Number of write requests responded to by this memory 4810827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 4910636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5011103Snilay@cs.wisc.edusystem.physmem.num_writes::total 1191491 # Number of write requests responded to by this memory 5111103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu0.dtb.walker 1868 # Total read bandwidth from this memory (bytes/s) 5211103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu0.itb.walker 1510 # Total read bandwidth from this memory (bytes/s) 5311103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu0.inst 171726 # Total read bandwidth from this memory (bytes/s) 5411103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu0.data 891510 # Total read bandwidth from this memory (bytes/s) 5511103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu0.l2cache.prefetcher 310319 # Total read bandwidth from this memory (bytes/s) 5611103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu1.dtb.walker 3251 # Total read bandwidth from this memory (bytes/s) 5711103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu1.itb.walker 2894 # Total read bandwidth from this memory (bytes/s) 5811103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu1.inst 61206 # Total read bandwidth from this memory (bytes/s) 5911103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu1.data 299405 # Total read bandwidth from this memory (bytes/s) 6011103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu1.l2cache.prefetcher 267328 # Total read bandwidth from this memory (bytes/s) 6111103Snilay@cs.wisc.edusystem.physmem.bw_read::realview.ide 9302 # Total read bandwidth from this memory (bytes/s) 6211103Snilay@cs.wisc.edusystem.physmem.bw_read::total 2020317 # Total read bandwidth from this memory (bytes/s) 6311103Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu0.inst 171726 # Instruction read bandwidth from this memory (bytes/s) 6411103Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu1.inst 61206 # Instruction read bandwidth from this memory (bytes/s) 6511103Snilay@cs.wisc.edusystem.physmem.bw_inst_read::total 232931 # Instruction read bandwidth from this memory (bytes/s) 6611103Snilay@cs.wisc.edusystem.physmem.bw_write::writebacks 1602508 # Write bandwidth from this memory (bytes/s) 6711103Snilay@cs.wisc.edusystem.physmem.bw_write::cpu0.data 433 # Write bandwidth from this memory (bytes/s) 6810636Snilay@cs.wisc.edusystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6911103Snilay@cs.wisc.edusystem.physmem.bw_write::total 1602942 # Write bandwidth from this memory (bytes/s) 7011103Snilay@cs.wisc.edusystem.physmem.bw_total::writebacks 1602508 # Total bandwidth to/from this memory (bytes/s) 7111103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu0.dtb.walker 1868 # Total bandwidth to/from this memory (bytes/s) 7211103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu0.itb.walker 1510 # Total bandwidth to/from this memory (bytes/s) 7311103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu0.inst 171726 # Total bandwidth to/from this memory (bytes/s) 7411103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu0.data 891943 # Total bandwidth to/from this memory (bytes/s) 7511103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu0.l2cache.prefetcher 310319 # Total bandwidth to/from this memory (bytes/s) 7611103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu1.dtb.walker 3251 # Total bandwidth to/from this memory (bytes/s) 7711103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu1.itb.walker 2894 # Total bandwidth to/from this memory (bytes/s) 7811103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu1.inst 61206 # Total bandwidth to/from this memory (bytes/s) 7911103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu1.data 299405 # Total bandwidth to/from this memory (bytes/s) 8011103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu1.l2cache.prefetcher 267328 # Total bandwidth to/from this memory (bytes/s) 8111103Snilay@cs.wisc.edusystem.physmem.bw_total::realview.ide 9302 # Total bandwidth to/from this memory (bytes/s) 8211103Snilay@cs.wisc.edusystem.physmem.bw_total::total 3623259 # Total bandwidth to/from this memory (bytes/s) 8311103Snilay@cs.wisc.edusystem.physmem.readReqs 1498919 # Number of read requests accepted 8411103Snilay@cs.wisc.edusystem.physmem.writeReqs 1191491 # Number of write requests accepted 8511103Snilay@cs.wisc.edusystem.physmem.readBursts 1498919 # Number of DRAM read bursts, including those serviced by the write queue 8611103Snilay@cs.wisc.edusystem.physmem.writeBursts 1191491 # Number of DRAM write bursts, including those merged in the write queue 8711103Snilay@cs.wisc.edusystem.physmem.bytesReadDRAM 95891200 # Total number of bytes read from DRAM 8811103Snilay@cs.wisc.edusystem.physmem.bytesReadWrQ 39616 # Total number of bytes read from write queue 8911103Snilay@cs.wisc.edusystem.physmem.bytesWritten 76109696 # Total number of bytes written to DRAM 9011103Snilay@cs.wisc.edusystem.physmem.bytesReadSys 95929176 # Total read bytes from the system interface side 9111103Snilay@cs.wisc.edusystem.physmem.bytesWrittenSys 76111272 # Total written bytes from the system interface side 9211103Snilay@cs.wisc.edusystem.physmem.servicedByWrQ 619 # Number of DRAM read bursts serviced by the write queue 9311103Snilay@cs.wisc.edusystem.physmem.mergedWrBursts 2245 # Number of DRAM write bursts merged with an existing one 9411103Snilay@cs.wisc.edusystem.physmem.neitherReadNorWriteReqs 217911 # Number of requests that are neither read nor write 9511103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::0 89027 # Per bank write bursts 9611103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::1 94433 # Per bank write bursts 9711103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::2 86611 # Per bank write bursts 9811103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::3 92371 # Per bank write bursts 9911103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::4 85965 # Per bank write bursts 10011103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::5 91989 # Per bank write bursts 10111103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::6 84150 # Per bank write bursts 10211103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::7 94780 # Per bank write bursts 10311103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::8 85741 # Per bank write bursts 10411103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::9 143775 # Per bank write bursts 10511103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::10 89074 # Per bank write bursts 10611103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::11 90853 # Per bank write bursts 10711103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::12 89498 # Per bank write bursts 10811103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::13 91267 # Per bank write bursts 10911103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::14 94459 # Per bank write bursts 11011103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::15 94307 # Per bank write bursts 11111103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::0 73359 # Per bank write bursts 11211103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::1 78327 # Per bank write bursts 11311103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::2 72063 # Per bank write bursts 11411103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::3 77110 # Per bank write bursts 11511103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::4 71233 # Per bank write bursts 11611103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::5 76219 # Per bank write bursts 11711103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::6 70290 # Per bank write bursts 11811103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::7 78154 # Per bank write bursts 11911103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::8 70631 # Per bank write bursts 12011103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::9 75804 # Per bank write bursts 12111103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::10 71232 # Per bank write bursts 12211103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::11 74262 # Per bank write bursts 12311103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::12 72932 # Per bank write bursts 12411103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::13 74472 # Per bank write bursts 12511103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::14 77093 # Per bank write bursts 12611103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::15 76033 # Per bank write bursts 12710515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12811103Snilay@cs.wisc.edusystem.physmem.numWrRetry 28 # Number of times write queue was full causing retry 12911103Snilay@cs.wisc.edusystem.physmem.totGap 47482237279500 # Total gap between requests 13010515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13310827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 5 # Read request sizes (log2) 13510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13611103Snilay@cs.wisc.edusystem.physmem.readPktSize::6 1498889 # Read request sizes (log2) 13710515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14311103Snilay@cs.wisc.edusystem.physmem.writePktSize::6 1188917 # Write request sizes (log2) 14411103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::0 923724 # What read queue length does an incoming req see 14511103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::1 366189 # What read queue length does an incoming req see 14611103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::2 46304 # What read queue length does an incoming req see 14711103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::3 33513 # What read queue length does an incoming req see 14811103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::4 28479 # What read queue length does an incoming req see 14911103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::5 26369 # What read queue length does an incoming req see 15011103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::6 23870 # What read queue length does an incoming req see 15111103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::7 21021 # What read queue length does an incoming req see 15211103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::8 18560 # What read queue length does an incoming req see 15311103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::9 4392 # What read queue length does an incoming req see 15411103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::10 1922 # What read queue length does an incoming req see 15511103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::11 1132 # What read queue length does an incoming req see 15611103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::12 878 # What read queue length does an incoming req see 15711103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::13 593 # What read queue length does an incoming req see 15811103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::14 355 # What read queue length does an incoming req see 15911103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::15 308 # What read queue length does an incoming req see 16011103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::16 261 # What read queue length does an incoming req see 16111103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::17 223 # What read queue length does an incoming req see 16211103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::18 112 # What read queue length does an incoming req see 16311103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::19 79 # What read queue length does an incoming req see 16411103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::20 13 # What read queue length does an incoming req see 16511103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see 16611103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see 16711103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 16810515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 16910515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::15 16928 # What write queue length does an incoming req see 19211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::16 19684 # What write queue length does an incoming req see 19311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::17 43592 # What write queue length does an incoming req see 19411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::18 56076 # What write queue length does an incoming req see 19511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::19 62915 # What write queue length does an incoming req see 19611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::20 66422 # What write queue length does an incoming req see 19711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::21 68359 # What write queue length does an incoming req see 19811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::22 72568 # What write queue length does an incoming req see 19911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::23 74023 # What write queue length does an incoming req see 20011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::24 77349 # What write queue length does an incoming req see 20111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::25 76686 # What write queue length does an incoming req see 20211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::26 79204 # What write queue length does an incoming req see 20311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::27 77889 # What write queue length does an incoming req see 20411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::28 78555 # What write queue length does an incoming req see 20511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::29 85240 # What write queue length does an incoming req see 20611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::30 78371 # What write queue length does an incoming req see 20711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::31 74036 # What write queue length does an incoming req see 20811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::32 70191 # What write queue length does an incoming req see 20911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::33 1636 # What write queue length does an incoming req see 21011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::34 1144 # What write queue length does an incoming req see 21111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::35 826 # What write queue length does an incoming req see 21211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::36 662 # What write queue length does an incoming req see 21311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::37 577 # What write queue length does an incoming req see 21411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::38 466 # What write queue length does an incoming req see 21511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::39 452 # What write queue length does an incoming req see 21611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::40 473 # What write queue length does an incoming req see 21711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::41 421 # What write queue length does an incoming req see 21811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::42 362 # What write queue length does an incoming req see 21911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::43 328 # What write queue length does an incoming req see 22011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::44 315 # What write queue length does an incoming req see 22111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::45 320 # What write queue length does an incoming req see 22211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::46 332 # What write queue length does an incoming req see 22311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::47 335 # What write queue length does an incoming req see 22411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::48 290 # What write queue length does an incoming req see 22511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::49 253 # What write queue length does an incoming req see 22611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::50 238 # What write queue length does an incoming req see 22711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::51 275 # What write queue length does an incoming req see 22811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::52 229 # What write queue length does an incoming req see 22911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::53 194 # What write queue length does an incoming req see 23011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::54 153 # What write queue length does an incoming req see 23111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::55 196 # What write queue length does an incoming req see 23211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::56 146 # What write queue length does an incoming req see 23311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::57 117 # What write queue length does an incoming req see 23411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::58 73 # What write queue length does an incoming req see 23511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::59 73 # What write queue length does an incoming req see 23611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::60 68 # What write queue length does an incoming req see 23711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::61 68 # What write queue length does an incoming req see 23811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::62 37 # What write queue length does an incoming req see 23911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::63 84 # What write queue length does an incoming req see 24011103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::samples 913839 # Bytes accessed per row activation 24111103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::mean 188.217382 # Bytes accessed per row activation 24211103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::gmean 115.370572 # Bytes accessed per row activation 24311103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::stdev 246.881339 # Bytes accessed per row activation 24411103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::0-127 545143 59.65% 59.65% # Bytes accessed per row activation 24511103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::128-255 181104 19.82% 79.47% # Bytes accessed per row activation 24611103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::256-383 60696 6.64% 86.11% # Bytes accessed per row activation 24711103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::384-511 30627 3.35% 89.47% # Bytes accessed per row activation 24811103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::512-639 20207 2.21% 91.68% # Bytes accessed per row activation 24911103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::640-767 12827 1.40% 93.08% # Bytes accessed per row activation 25011103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::768-895 9718 1.06% 94.14% # Bytes accessed per row activation 25111103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::896-1023 9868 1.08% 95.22% # Bytes accessed per row activation 25211103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1024-1151 43649 4.78% 100.00% # Bytes accessed per row activation 25311103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::total 913839 # Bytes accessed per row activation 25411103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::samples 67807 # Reads before turning the bus around for writes 25511103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::mean 22.096303 # Reads before turning the bus around for writes 25611103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::stdev 333.350943 # Reads before turning the bus around for writes 25711103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::0-4095 67804 100.00% 100.00% # Reads before turning the bus around for writes 25810892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::4096-8191 1 0.00% 100.00% # Reads before turning the bus around for writes 25910892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::24576-28671 1 0.00% 100.00% # Reads before turning the bus around for writes 26011103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::81920-86015 1 0.00% 100.00% # Reads before turning the bus around for writes 26111103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::total 67807 # Reads before turning the bus around for writes 26211103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::samples 67807 # Writes before turning the bus around for reads 26311103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::mean 17.538219 # Writes before turning the bus around for reads 26411103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::gmean 17.057457 # Writes before turning the bus around for reads 26511103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::stdev 6.559402 # Writes before turning the bus around for reads 26611103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::16-19 64146 94.60% 94.60% # Writes before turning the bus around for reads 26711103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::20-23 1206 1.78% 96.38% # Writes before turning the bus around for reads 26811103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::24-27 504 0.74% 97.12% # Writes before turning the bus around for reads 26911103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::28-31 212 0.31% 97.44% # Writes before turning the bus around for reads 27011103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::32-35 312 0.46% 97.90% # Writes before turning the bus around for reads 27111103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::36-39 493 0.73% 98.62% # Writes before turning the bus around for reads 27211103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::40-43 138 0.20% 98.83% # Writes before turning the bus around for reads 27311103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::44-47 37 0.05% 98.88% # Writes before turning the bus around for reads 27411103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::48-51 37 0.05% 98.94% # Writes before turning the bus around for reads 27511103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::52-55 40 0.06% 98.99% # Writes before turning the bus around for reads 27611103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::56-59 31 0.05% 99.04% # Writes before turning the bus around for reads 27711103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::60-63 23 0.03% 99.07% # Writes before turning the bus around for reads 27811103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::64-67 428 0.63% 99.71% # Writes before turning the bus around for reads 27911103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::68-71 42 0.06% 99.77% # Writes before turning the bus around for reads 28011103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::72-75 41 0.06% 99.83% # Writes before turning the bus around for reads 28111103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::76-79 38 0.06% 99.88% # Writes before turning the bus around for reads 28211103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::80-83 18 0.03% 99.91% # Writes before turning the bus around for reads 28311103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::88-91 1 0.00% 99.91% # Writes before turning the bus around for reads 28411103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::92-95 4 0.01% 99.92% # Writes before turning the bus around for reads 28511103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::96-99 2 0.00% 99.92% # Writes before turning the bus around for reads 28611103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::100-103 6 0.01% 99.93% # Writes before turning the bus around for reads 28711103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::104-107 1 0.00% 99.93% # Writes before turning the bus around for reads 28811103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::108-111 2 0.00% 99.93% # Writes before turning the bus around for reads 28911103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::112-115 2 0.00% 99.94% # Writes before turning the bus around for reads 29011103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::116-119 4 0.01% 99.94% # Writes before turning the bus around for reads 29111103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::124-127 2 0.00% 99.95% # Writes before turning the bus around for reads 29211103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::128-131 20 0.03% 99.97% # Writes before turning the bus around for reads 29311103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::132-135 3 0.00% 99.98% # Writes before turning the bus around for reads 29411103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::136-139 3 0.00% 99.98% # Writes before turning the bus around for reads 29511103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::148-151 2 0.00% 99.99% # Writes before turning the bus around for reads 29611103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::152-155 1 0.00% 99.99% # Writes before turning the bus around for reads 29711103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::164-167 6 0.01% 100.00% # Writes before turning the bus around for reads 29811103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::200-203 2 0.00% 100.00% # Writes before turning the bus around for reads 29911103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::total 67807 # Writes before turning the bus around for reads 30011103Snilay@cs.wisc.edusystem.physmem.totQLat 45254251156 # Total ticks spent queuing 30111103Snilay@cs.wisc.edusystem.physmem.totMemAccLat 73347376156 # Total ticks spent from burst creation until serviced by the DRAM 30211103Snilay@cs.wisc.edusystem.physmem.totBusLat 7491500000 # Total ticks spent in databus transfers 30311103Snilay@cs.wisc.edusystem.physmem.avgQLat 30203.73 # Average queueing delay per DRAM burst 30410515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 30511103Snilay@cs.wisc.edusystem.physmem.avgMemAccLat 48953.73 # Average memory access latency per DRAM burst 30611103Snilay@cs.wisc.edusystem.physmem.avgRdBW 2.02 # Average DRAM read bandwidth in MiByte/s 30711103Snilay@cs.wisc.edusystem.physmem.avgWrBW 1.60 # Average achieved write bandwidth in MiByte/s 30811103Snilay@cs.wisc.edusystem.physmem.avgRdBWSys 2.02 # Average system read bandwidth in MiByte/s 30911103Snilay@cs.wisc.edusystem.physmem.avgWrBWSys 1.60 # Average system write bandwidth in MiByte/s 31010515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 31111103Snilay@cs.wisc.edusystem.physmem.busUtil 0.03 # Data bus utilization in percentage 31211103Snilay@cs.wisc.edusystem.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads 31310892Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 31410892Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing 31511103Snilay@cs.wisc.edusystem.physmem.avgWrQLen 23.61 # Average write queue length when enqueuing 31611103Snilay@cs.wisc.edusystem.physmem.readRowHits 1205783 # Number of row buffer hits during reads 31711103Snilay@cs.wisc.edusystem.physmem.writeRowHits 567891 # Number of row buffer hits during writes 31811103Snilay@cs.wisc.edusystem.physmem.readRowHitRate 80.48 # Row buffer hit rate for reads 31911103Snilay@cs.wisc.edusystem.physmem.writeRowHitRate 47.75 # Row buffer hit rate for writes 32011103Snilay@cs.wisc.edusystem.physmem.avgGap 17648699.37 # Average gap between requests 32111103Snilay@cs.wisc.edusystem.physmem.pageHitRate 66.00 # Row buffer hit rate, read and write combined 32211103Snilay@cs.wisc.edusystem.physmem_0.actEnergy 3440351880 # Energy for activate commands per rank (pJ) 32311103Snilay@cs.wisc.edusystem.physmem_0.preEnergy 1877176125 # Energy for precharge commands per rank (pJ) 32411103Snilay@cs.wisc.edusystem.physmem_0.readEnergy 5610742800 # Energy for read commands per rank (pJ) 32511103Snilay@cs.wisc.edusystem.physmem_0.writeEnergy 3866972400 # Energy for write commands per rank (pJ) 32611103Snilay@cs.wisc.edusystem.physmem_0.refreshEnergy 3101308728960 # Energy for refresh commands per rank (pJ) 32711103Snilay@cs.wisc.edusystem.physmem_0.actBackEnergy 1186805359620 # Energy for active background per rank (pJ) 32811103Snilay@cs.wisc.edusystem.physmem_0.preBackEnergy 27448283421000 # Energy for precharge background per rank (pJ) 32911103Snilay@cs.wisc.edusystem.physmem_0.totalEnergy 31751192752785 # Total energy per rank (pJ) 33011103Snilay@cs.wisc.edusystem.physmem_0.averagePower 668.696261 # Core power per rank (mW) 33111103Snilay@cs.wisc.edusystem.physmem_0.memoryStateTime::IDLE 45662122488643 # Time in different power states 33211103Snilay@cs.wisc.edusystem.physmem_0.memoryStateTime::REF 1585536160000 # Time in different power states 33310628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 33411103Snilay@cs.wisc.edusystem.physmem_0.memoryStateTime::ACT 234575955107 # Time in different power states 33510628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 33611103Snilay@cs.wisc.edusystem.physmem_1.actEnergy 3468270960 # Energy for activate commands per rank (pJ) 33711103Snilay@cs.wisc.edusystem.physmem_1.preEnergy 1892409750 # Energy for precharge commands per rank (pJ) 33811103Snilay@cs.wisc.edusystem.physmem_1.readEnergy 6075934800 # Energy for read commands per rank (pJ) 33911103Snilay@cs.wisc.edusystem.physmem_1.writeEnergy 3839134320 # Energy for write commands per rank (pJ) 34011103Snilay@cs.wisc.edusystem.physmem_1.refreshEnergy 3101308728960 # Energy for refresh commands per rank (pJ) 34111103Snilay@cs.wisc.edusystem.physmem_1.actBackEnergy 1190698585875 # Energy for active background per rank (pJ) 34211103Snilay@cs.wisc.edusystem.physmem_1.preBackEnergy 27444868310250 # Energy for precharge background per rank (pJ) 34311103Snilay@cs.wisc.edusystem.physmem_1.totalEnergy 31752151374915 # Total energy per rank (pJ) 34411103Snilay@cs.wisc.edusystem.physmem_1.averagePower 668.716450 # Core power per rank (mW) 34511103Snilay@cs.wisc.edusystem.physmem_1.memoryStateTime::IDLE 45656375341719 # Time in different power states 34611103Snilay@cs.wisc.edusystem.physmem_1.memoryStateTime::REF 1585536160000 # Time in different power states 34710628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 34811103Snilay@cs.wisc.edusystem.physmem_1.memoryStateTime::ACT 240323289781 # Time in different power states 34910628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 35010636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.inst 704 # Number of bytes read from this memory 35110636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 35210636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.inst 576 # Number of bytes read from this memory 35310636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 35410515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 1324 # Number of bytes read from this memory 35510515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 704 # Number of instructions bytes read from this memory 35610515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 576 # Number of instructions bytes read from this memory 35710515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 1280 # Number of instructions bytes read from this memory 35810636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.inst 11 # Number of read requests responded to by this memory 35910636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 36010636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 36110636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 36210515SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 26 # Number of read requests responded to by this memory 36310636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.inst 15 # Total read bandwidth from this memory (bytes/s) 36410636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 36510515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu1.inst 12 # Total read bandwidth from this memory (bytes/s) 36610636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 36710515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 28 # Total read bandwidth from this memory (bytes/s) 36810515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 15 # Instruction read bandwidth from this memory (bytes/s) 36910515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 12 # Instruction read bandwidth from this memory (bytes/s) 37010515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 27 # Instruction read bandwidth from this memory (bytes/s) 37110636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.inst 15 # Total bandwidth to/from this memory (bytes/s) 37210636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 37310515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu1.inst 12 # Total bandwidth to/from this memory (bytes/s) 37410636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 37510515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 28 # Total bandwidth to/from this memory (bytes/s) 37610585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 37710585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 37810585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 37911103Snilay@cs.wisc.edusystem.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes. 38011103Snilay@cs.wisc.edusystem.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes. 38111103Snilay@cs.wisc.edusystem.cf0.dma_write_txs 1670 # Number of DMA write transactions. 38211103Snilay@cs.wisc.edusystem.cpu0.branchPred.lookups 141674450 # Number of BP lookups 38311103Snilay@cs.wisc.edusystem.cpu0.branchPred.condPredicted 99862421 # Number of conditional branches predicted 38411103Snilay@cs.wisc.edusystem.cpu0.branchPred.condIncorrect 6468001 # Number of conditional branches incorrect 38511103Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBLookups 105068912 # Number of BTB lookups 38611103Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBHits 76755781 # Number of BTB hits 38710585Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 38811103Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBHitPct 73.052799 # BTB Hit Percentage 38911103Snilay@cs.wisc.edusystem.cpu0.branchPred.usedRAS 16951451 # Number of times the RAS was used to get a target. 39011103Snilay@cs.wisc.edusystem.cpu0.branchPred.RASInCorrect 1146227 # Number of incorrect RAS predictions. 39110515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 39210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 39310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39410628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39510628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39610628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 40110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 40210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 40310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 40410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 40510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 40610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 40710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 40810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 41110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 41210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 41310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 41410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 41610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 41710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 41810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 41910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 42010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 42111103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walks 285287 # Table walker walks requested 42211103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walksLong 285287 # Table walker walks initiated with long descriptors 42311103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 10160 # Level at which table walker walks with long descriptors terminate 42411103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 74871 # Level at which table walker walks with long descriptors terminate 42511103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkWaitTime::samples 285287 # Table walker wait (enqueue to first request) latency 42611103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkWaitTime::0 285287 100.00% 100.00% # Table walker wait (enqueue to first request) latency 42711103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkWaitTime::total 285287 # Table walker wait (enqueue to first request) latency 42811103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::samples 85031 # Table walker service (enqueue to completion) latency 42911103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::mean 19876.756712 # Table walker service (enqueue to completion) latency 43011103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::gmean 18427.446368 # Table walker service (enqueue to completion) latency 43111103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::stdev 12146.929549 # Table walker service (enqueue to completion) latency 43211103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::0-32767 81330 95.65% 95.65% # Table walker service (enqueue to completion) latency 43311103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::32768-65535 3040 3.58% 99.22% # Table walker service (enqueue to completion) latency 43411103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::65536-98303 313 0.37% 99.59% # Table walker service (enqueue to completion) latency 43511103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::98304-131071 238 0.28% 99.87% # Table walker service (enqueue to completion) latency 43611103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::131072-163839 23 0.03% 99.90% # Table walker service (enqueue to completion) latency 43711103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::163840-196607 15 0.02% 99.92% # Table walker service (enqueue to completion) latency 43811103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::196608-229375 17 0.02% 99.94% # Table walker service (enqueue to completion) latency 43911103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::229376-262143 17 0.02% 99.96% # Table walker service (enqueue to completion) latency 44011103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::262144-294911 13 0.02% 99.97% # Table walker service (enqueue to completion) latency 44111103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::294912-327679 16 0.02% 99.99% # Table walker service (enqueue to completion) latency 44211103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::327680-360447 4 0.00% 99.99% # Table walker service (enqueue to completion) latency 44311103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::360448-393215 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 44411103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44511103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44611103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkCompletionTime::total 85031 # Table walker service (enqueue to completion) latency 44710892Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::samples 669754704 # Table walker pending requests distribution 44810892Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::0 669754704 100.00% 100.00% # Table walker pending requests distribution 44910892Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::total 669754704 # Table walker pending requests distribution 45011103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkPageSizes::4K 74871 88.05% 88.05% # Table walker page sizes translated 45111103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkPageSizes::2M 10160 11.95% 100.00% # Table walker page sizes translated 45211103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkPageSizes::total 85031 # Table walker page sizes translated 45311103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 285287 # Table walker requests started/completed, data/inst 45410628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 45511103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 285287 # Table walker requests started/completed, data/inst 45611103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 85031 # Table walker requests started/completed, data/inst 45710628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 45811103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 85031 # Table walker requests started/completed, data/inst 45911103Snilay@cs.wisc.edusystem.cpu0.dtb.walker.walkRequestOrigin::total 370318 # Table walker requests started/completed, data/inst 46010585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 46110585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 46211103Snilay@cs.wisc.edusystem.cpu0.dtb.read_hits 92463041 # DTB read hits 46311103Snilay@cs.wisc.edusystem.cpu0.dtb.read_misses 237707 # DTB read misses 46411103Snilay@cs.wisc.edusystem.cpu0.dtb.write_hits 80598198 # DTB write hits 46511103Snilay@cs.wisc.edusystem.cpu0.dtb.write_misses 47580 # DTB write misses 46610585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 46710585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 46811103Snilay@cs.wisc.edusystem.cpu0.dtb.flush_tlb_mva_asid 41508 # Number of times TLB was flushed by MVA & ASID 46911103Snilay@cs.wisc.edusystem.cpu0.dtb.flush_tlb_asid 1042 # Number of times TLB was flushed by ASID 47011103Snilay@cs.wisc.edusystem.cpu0.dtb.flush_entries 37525 # Number of entries that have been flushed from TLB 47111103Snilay@cs.wisc.edusystem.cpu0.dtb.align_faults 1680 # Number of TLB faults due to alignment restrictions 47211103Snilay@cs.wisc.edusystem.cpu0.dtb.prefetch_faults 10312 # Number of TLB faults due to prefetch 47310585Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 47411103Snilay@cs.wisc.edusystem.cpu0.dtb.perms_faults 10309 # Number of TLB faults due to permissions restrictions 47511103Snilay@cs.wisc.edusystem.cpu0.dtb.read_accesses 92700748 # DTB read accesses 47611103Snilay@cs.wisc.edusystem.cpu0.dtb.write_accesses 80645778 # DTB write accesses 47710585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 47811103Snilay@cs.wisc.edusystem.cpu0.dtb.hits 173061239 # DTB hits 47911103Snilay@cs.wisc.edusystem.cpu0.dtb.misses 285287 # DTB misses 48011103Snilay@cs.wisc.edusystem.cpu0.dtb.accesses 173346526 # DTB accesses 48110628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 48210628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 48310628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 48410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 48510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 48610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 48710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 48810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 48910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 49010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 49110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 49210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 49310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 49410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 49510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 49610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 49710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 49810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 49910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 50010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 50110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 50210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 50310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 50410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 50510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 50610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 50710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 50810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 50910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 51011103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walks 62168 # Table walker walks requested 51111103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walksLong 62168 # Table walker walks initiated with long descriptors 51211103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 557 # Level at which table walker walks with long descriptors terminate 51311103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 49936 # Level at which table walker walks with long descriptors terminate 51411103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkWaitTime::samples 62168 # Table walker wait (enqueue to first request) latency 51511103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkWaitTime::0 62168 100.00% 100.00% # Table walker wait (enqueue to first request) latency 51611103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkWaitTime::total 62168 # Table walker wait (enqueue to first request) latency 51711103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::samples 50493 # Table walker service (enqueue to completion) latency 51811103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::mean 22007.793159 # Table walker service (enqueue to completion) latency 51911103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::gmean 20271.994764 # Table walker service (enqueue to completion) latency 52011103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::stdev 13773.268921 # Table walker service (enqueue to completion) latency 52111103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::0-32767 46934 92.95% 92.95% # Table walker service (enqueue to completion) latency 52211103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::32768-65535 2907 5.76% 98.71% # Table walker service (enqueue to completion) latency 52311103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::65536-98303 206 0.41% 99.12% # Table walker service (enqueue to completion) latency 52411103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::98304-131071 384 0.76% 99.88% # Table walker service (enqueue to completion) latency 52511103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::131072-163839 9 0.02% 99.90% # Table walker service (enqueue to completion) latency 52611103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::163840-196607 12 0.02% 99.92% # Table walker service (enqueue to completion) latency 52711103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::196608-229375 22 0.04% 99.96% # Table walker service (enqueue to completion) latency 52811103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::229376-262143 4 0.01% 99.97% # Table walker service (enqueue to completion) latency 52911103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::262144-294911 3 0.01% 99.98% # Table walker service (enqueue to completion) latency 53011103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::294912-327679 4 0.01% 99.98% # Table walker service (enqueue to completion) latency 53110944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-360447 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 53211103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::360448-393215 4 0.01% 100.00% # Table walker service (enqueue to completion) latency 53311103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::393216-425983 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 53411103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 53511103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkCompletionTime::total 50493 # Table walker service (enqueue to completion) latency 53610892Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::samples 669040204 # Table walker pending requests distribution 53710892Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::0 669040204 100.00% 100.00% # Table walker pending requests distribution 53810892Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::total 669040204 # Table walker pending requests distribution 53911103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkPageSizes::4K 49936 98.90% 98.90% # Table walker page sizes translated 54011103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkPageSizes::2M 557 1.10% 100.00% # Table walker page sizes translated 54111103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkPageSizes::total 50493 # Table walker page sizes translated 54210628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 54311103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 62168 # Table walker requests started/completed, data/inst 54411103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 62168 # Table walker requests started/completed, data/inst 54510628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 54611103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 50493 # Table walker requests started/completed, data/inst 54711103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 50493 # Table walker requests started/completed, data/inst 54811103Snilay@cs.wisc.edusystem.cpu0.itb.walker.walkRequestOrigin::total 112661 # Table walker requests started/completed, data/inst 54911103Snilay@cs.wisc.edusystem.cpu0.itb.inst_hits 254201587 # ITB inst hits 55011103Snilay@cs.wisc.edusystem.cpu0.itb.inst_misses 62168 # ITB inst misses 55110585Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 55210585Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 55310585Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 55410585Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 55510585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 55610585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 55711103Snilay@cs.wisc.edusystem.cpu0.itb.flush_tlb_mva_asid 41508 # Number of times TLB was flushed by MVA & ASID 55811103Snilay@cs.wisc.edusystem.cpu0.itb.flush_tlb_asid 1042 # Number of times TLB was flushed by ASID 55911103Snilay@cs.wisc.edusystem.cpu0.itb.flush_entries 26890 # Number of entries that have been flushed from TLB 56010585Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 56110585Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 56210585Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 56311103Snilay@cs.wisc.edusystem.cpu0.itb.perms_faults 207950 # Number of TLB faults due to permissions restrictions 56410585Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 56510585Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 56611103Snilay@cs.wisc.edusystem.cpu0.itb.inst_accesses 254263755 # ITB inst accesses 56711103Snilay@cs.wisc.edusystem.cpu0.itb.hits 254201587 # DTB hits 56811103Snilay@cs.wisc.edusystem.cpu0.itb.misses 62168 # DTB misses 56911103Snilay@cs.wisc.edusystem.cpu0.itb.accesses 254263755 # DTB accesses 57011103Snilay@cs.wisc.edusystem.cpu0.numCycles 1026940097 # number of cpu cycles simulated 57110585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 57210585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 57311103Snilay@cs.wisc.edusystem.cpu0.committedInsts 473675073 # Number of instructions committed 57411103Snilay@cs.wisc.edusystem.cpu0.committedOps 555986446 # Number of ops (including micro ops) committed 57511103Snilay@cs.wisc.edusystem.cpu0.discardedOps 46253045 # Number of ops (including micro ops) which were discarded before commit 57611103Snilay@cs.wisc.edusystem.cpu0.numFetchSuspends 4767 # Number of times Execute suspended instruction fetching 57711103Snilay@cs.wisc.edusystem.cpu0.quiesceCycles 93938653200 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 57811103Snilay@cs.wisc.edusystem.cpu0.cpi 2.168026 # CPI: cycles per instruction 57911103Snilay@cs.wisc.edusystem.cpu0.ipc 0.461249 # IPC: instructions per cycle 58010585Sandreas.hansson@arm.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 58111103Snilay@cs.wisc.edusystem.cpu0.kern.inst.quiesce 15947 # number of quiesce instructions executed 58211103Snilay@cs.wisc.edusystem.cpu0.tickCycles 756887334 # Number of cycles that the object actually ticked 58311103Snilay@cs.wisc.edusystem.cpu0.idleCycles 270052763 # Total number of cycles that the object has spent stopped 58411103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.replacements 5859905 # number of replacements 58511103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.tagsinuse 507.688861 # Cycle average of tags in use 58611103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.total_refs 164189310 # Total number of references to valid blocks. 58711103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.sampled_refs 5860417 # Sample count of references to valid blocks. 58811103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.avg_refs 28.016660 # Average number of references to valid blocks. 58910944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 4974406000 # Cycle when the warmup percentage was hit. 59011103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.occ_blocks::cpu0.data 507.688861 # Average occupied blocks per requestor 59111103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.991580 # Average percentage of cache occupancy 59211103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.occ_percent::total 0.991580 # Average percentage of cache occupancy 59310944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 59410944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id 59511103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 408 # Occupied blocks per task id 59611103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 29 # Occupied blocks per task id 59710944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 59811103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.tag_accesses 349055381 # Number of tag accesses 59911103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.data_accesses 349055381 # Number of data accesses 60011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_hits::cpu0.data 84695912 # number of ReadReq hits 60111103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_hits::total 84695912 # number of ReadReq hits 60211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_hits::cpu0.data 74803438 # number of WriteReq hits 60311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_hits::total 74803438 # number of WriteReq hits 60411103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 285827 # number of SoftPFReq hits 60511103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_hits::total 285827 # number of SoftPFReq hits 60611103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_hits::cpu0.data 206325 # number of WriteLineReq hits 60711103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_hits::total 206325 # number of WriteLineReq hits 60811103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1857926 # number of LoadLockedReq hits 60911103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_hits::total 1857926 # number of LoadLockedReq hits 61011103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1831957 # number of StoreCondReq hits 61111103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_hits::total 1831957 # number of StoreCondReq hits 61211103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_hits::cpu0.data 159499350 # number of demand (read+write) hits 61311103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_hits::total 159499350 # number of demand (read+write) hits 61411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_hits::cpu0.data 159785177 # number of overall hits 61511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_hits::total 159785177 # number of overall hits 61611103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_misses::cpu0.data 3661656 # number of ReadReq misses 61711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_misses::total 3661656 # number of ReadReq misses 61811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_misses::cpu0.data 2387103 # number of WriteReq misses 61911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_misses::total 2387103 # number of WriteReq misses 62011103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 659778 # number of SoftPFReq misses 62111103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_misses::total 659778 # number of SoftPFReq misses 62211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_misses::cpu0.data 802996 # number of WriteLineReq misses 62311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_misses::total 802996 # number of WriteLineReq misses 62411103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 167218 # number of LoadLockedReq misses 62511103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_misses::total 167218 # number of LoadLockedReq misses 62611103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 191201 # number of StoreCondReq misses 62711103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_misses::total 191201 # number of StoreCondReq misses 62811103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_misses::cpu0.data 6048759 # number of demand (read+write) misses 62911103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_misses::total 6048759 # number of demand (read+write) misses 63011103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_misses::cpu0.data 6708537 # number of overall misses 63111103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_misses::total 6708537 # number of overall misses 63211103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 54989546000 # number of ReadReq miss cycles 63311103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_latency::total 54989546000 # number of ReadReq miss cycles 63411103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 45746153500 # number of WriteReq miss cycles 63511103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_latency::total 45746153500 # number of WriteReq miss cycles 63611103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data 55227374500 # number of WriteLineReq miss cycles 63711103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_miss_latency::total 55227374500 # number of WriteLineReq miss cycles 63811103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2454584500 # number of LoadLockedReq miss cycles 63911103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_latency::total 2454584500 # number of LoadLockedReq miss cycles 64011103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4061452500 # number of StoreCondReq miss cycles 64111103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_latency::total 4061452500 # number of StoreCondReq miss cycles 64211103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 2247500 # number of StoreCondFailReq miss cycles 64311103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 2247500 # number of StoreCondFailReq miss cycles 64411103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_latency::cpu0.data 100735699500 # number of demand (read+write) miss cycles 64511103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_latency::total 100735699500 # number of demand (read+write) miss cycles 64611103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_latency::cpu0.data 100735699500 # number of overall miss cycles 64711103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_latency::total 100735699500 # number of overall miss cycles 64811103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_accesses::cpu0.data 88357568 # number of ReadReq accesses(hits+misses) 64911103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_accesses::total 88357568 # number of ReadReq accesses(hits+misses) 65011103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_accesses::cpu0.data 77190541 # number of WriteReq accesses(hits+misses) 65111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_accesses::total 77190541 # number of WriteReq accesses(hits+misses) 65211103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 945605 # number of SoftPFReq accesses(hits+misses) 65311103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_accesses::total 945605 # number of SoftPFReq accesses(hits+misses) 65411103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_accesses::cpu0.data 1009321 # number of WriteLineReq accesses(hits+misses) 65511103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_accesses::total 1009321 # number of WriteLineReq accesses(hits+misses) 65611103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2025144 # number of LoadLockedReq accesses(hits+misses) 65711103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_accesses::total 2025144 # number of LoadLockedReq accesses(hits+misses) 65811103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2023158 # number of StoreCondReq accesses(hits+misses) 65911103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_accesses::total 2023158 # number of StoreCondReq accesses(hits+misses) 66011103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_accesses::cpu0.data 165548109 # number of demand (read+write) accesses 66111103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_accesses::total 165548109 # number of demand (read+write) accesses 66211103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_accesses::cpu0.data 166493714 # number of overall (read+write) accesses 66311103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_accesses::total 166493714 # number of overall (read+write) accesses 66411103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.041441 # miss rate for ReadReq accesses 66511103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_rate::total 0.041441 # miss rate for ReadReq accesses 66611103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.030925 # miss rate for WriteReq accesses 66711103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_rate::total 0.030925 # miss rate for WriteReq accesses 66811103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.697731 # miss rate for SoftPFReq accesses 66911103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.697731 # miss rate for SoftPFReq accesses 67011103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.795580 # miss rate for WriteLineReq accesses 67111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_miss_rate::total 0.795580 # miss rate for WriteLineReq accesses 67211103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.082571 # miss rate for LoadLockedReq accesses 67311103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.082571 # miss rate for LoadLockedReq accesses 67411103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.094506 # miss rate for StoreCondReq accesses 67511103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.094506 # miss rate for StoreCondReq accesses 67611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.036538 # miss rate for demand accesses 67711103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_rate::total 0.036538 # miss rate for demand accesses 67811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.040293 # miss rate for overall accesses 67911103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_rate::total 0.040293 # miss rate for overall accesses 68011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15017.671239 # average ReadReq miss latency 68111103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_miss_latency::total 15017.671239 # average ReadReq miss latency 68211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 19163.879187 # average WriteReq miss latency 68311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_miss_latency::total 19163.879187 # average WriteReq miss latency 68411103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 68776.649572 # average WriteLineReq miss latency 68511103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_avg_miss_latency::total 68776.649572 # average WriteLineReq miss latency 68611103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14678.949037 # average LoadLockedReq miss latency 68711103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14678.949037 # average LoadLockedReq miss latency 68811103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21241.795283 # average StoreCondReq miss latency 68911103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21241.795283 # average StoreCondReq miss latency 69010636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 69110585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 69211103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16653.944966 # average overall miss latency 69311103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_miss_latency::total 16653.944966 # average overall miss latency 69411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15016.045898 # average overall miss latency 69511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_miss_latency::total 15016.045898 # average overall miss latency 69610585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 69710585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 69810585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 69910585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 70010585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 70110585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 70210585Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 70310585Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 70411103Snilay@cs.wisc.edusystem.cpu0.dcache.writebacks::writebacks 3953843 # number of writebacks 70511103Snilay@cs.wisc.edusystem.cpu0.dcache.writebacks::total 3953843 # number of writebacks 70611103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 461349 # number of ReadReq MSHR hits 70711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_hits::total 461349 # number of ReadReq MSHR hits 70811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 989528 # number of WriteReq MSHR hits 70911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_hits::total 989528 # number of WriteReq MSHR hits 71011103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data 101 # number of WriteLineReq MSHR hits 71111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_hits::total 101 # number of WriteLineReq MSHR hits 71211103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 43137 # number of LoadLockedReq MSHR hits 71311103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 43137 # number of LoadLockedReq MSHR hits 71411103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 40 # number of StoreCondReq MSHR hits 71511103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_hits::total 40 # number of StoreCondReq MSHR hits 71611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_hits::cpu0.data 1450877 # number of demand (read+write) MSHR hits 71711103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_hits::total 1450877 # number of demand (read+write) MSHR hits 71811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_hits::cpu0.data 1450877 # number of overall MSHR hits 71911103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_hits::total 1450877 # number of overall MSHR hits 72011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 3200307 # number of ReadReq MSHR misses 72111103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_misses::total 3200307 # number of ReadReq MSHR misses 72211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1397575 # number of WriteReq MSHR misses 72311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_misses::total 1397575 # number of WriteReq MSHR misses 72411103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 654192 # number of SoftPFReq MSHR misses 72511103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_mshr_misses::total 654192 # number of SoftPFReq MSHR misses 72611103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data 802895 # number of WriteLineReq MSHR misses 72711103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_misses::total 802895 # number of WriteLineReq MSHR misses 72811103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 124081 # number of LoadLockedReq MSHR misses 72911103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 124081 # number of LoadLockedReq MSHR misses 73011103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 191161 # number of StoreCondReq MSHR misses 73111103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_misses::total 191161 # number of StoreCondReq MSHR misses 73211103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_misses::cpu0.data 4597882 # number of demand (read+write) MSHR misses 73311103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_misses::total 4597882 # number of demand (read+write) MSHR misses 73411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_misses::cpu0.data 5252074 # number of overall MSHR misses 73511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_misses::total 5252074 # number of overall MSHR misses 73611103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 32791 # number of ReadReq MSHR uncacheable 73711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 32791 # number of ReadReq MSHR uncacheable 73811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 32852 # number of WriteReq MSHR uncacheable 73911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 32852 # number of WriteReq MSHR uncacheable 74011103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 65643 # number of overall MSHR uncacheable misses 74111103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 65643 # number of overall MSHR uncacheable misses 74211103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 43347515000 # number of ReadReq MSHR miss cycles 74311103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 43347515000 # number of ReadReq MSHR miss cycles 74411103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 25679741500 # number of WriteReq MSHR miss cycles 74511103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 25679741500 # number of WriteReq MSHR miss cycles 74611103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 14396564000 # number of SoftPFReq MSHR miss cycles 74711103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 14396564000 # number of SoftPFReq MSHR miss cycles 74811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data 54417843000 # number of WriteLineReq MSHR miss cycles 74911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 54417843000 # number of WriteLineReq MSHR miss cycles 75011103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1641270500 # number of LoadLockedReq MSHR miss cycles 75111103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1641270500 # number of LoadLockedReq MSHR miss cycles 75211103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3869107000 # number of StoreCondReq MSHR miss cycles 75311103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3869107000 # number of StoreCondReq MSHR miss cycles 75411103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 2035000 # number of StoreCondFailReq MSHR miss cycles 75511103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 2035000 # number of StoreCondFailReq MSHR miss cycles 75611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 69027256500 # number of demand (read+write) MSHR miss cycles 75711103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_latency::total 69027256500 # number of demand (read+write) MSHR miss cycles 75811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 83423820500 # number of overall MSHR miss cycles 75911103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_latency::total 83423820500 # number of overall MSHR miss cycles 76011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5925160000 # number of ReadReq MSHR uncacheable cycles 76111103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5925160000 # number of ReadReq MSHR uncacheable cycles 76211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5714063000 # number of WriteReq MSHR uncacheable cycles 76311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5714063000 # number of WriteReq MSHR uncacheable cycles 76411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 11639223000 # number of overall MSHR uncacheable cycles 76511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 11639223000 # number of overall MSHR uncacheable cycles 76611103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.036220 # mshr miss rate for ReadReq accesses 76711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.036220 # mshr miss rate for ReadReq accesses 76811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018106 # mshr miss rate for WriteReq accesses 76911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018106 # mshr miss rate for WriteReq accesses 77011103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.691824 # mshr miss rate for SoftPFReq accesses 77111103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.691824 # mshr miss rate for SoftPFReq accesses 77211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data 0.795480 # mshr miss rate for WriteLineReq accesses 77311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.795480 # mshr miss rate for WriteLineReq accesses 77411103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.061270 # mshr miss rate for LoadLockedReq accesses 77511103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.061270 # mshr miss rate for LoadLockedReq accesses 77611103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.094486 # mshr miss rate for StoreCondReq accesses 77711103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.094486 # mshr miss rate for StoreCondReq accesses 77811103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027774 # mshr miss rate for demand accesses 77911103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_rate::total 0.027774 # mshr miss rate for demand accesses 78011103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.031545 # mshr miss rate for overall accesses 78111103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_rate::total 0.031545 # mshr miss rate for overall accesses 78211103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13544.798983 # average ReadReq mshr miss latency 78311103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13544.798983 # average ReadReq mshr miss latency 78411103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 18374.499759 # average WriteReq mshr miss latency 78511103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18374.499759 # average WriteReq mshr miss latency 78611103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 22006.634138 # average SoftPFReq mshr miss latency 78711103Snilay@cs.wisc.edusystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22006.634138 # average SoftPFReq mshr miss latency 78811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 67777.035602 # average WriteLineReq mshr miss latency 78911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 67777.035602 # average WriteLineReq mshr miss latency 79011103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13227.411933 # average LoadLockedReq mshr miss latency 79111103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13227.411933 # average LoadLockedReq mshr miss latency 79211103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 20240.043733 # average StoreCondReq mshr miss latency 79311103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20240.043733 # average StoreCondReq mshr miss latency 79410636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 79510585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 79611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 15012.837759 # average overall mshr miss latency 79711103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 15012.837759 # average overall mshr miss latency 79811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15883.976597 # average overall mshr miss latency 79911103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 15883.976597 # average overall mshr miss latency 80011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 180694.702815 # average ReadReq mshr uncacheable latency 80111103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180694.702815 # average ReadReq mshr uncacheable latency 80211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 173933.489590 # average WriteReq mshr uncacheable latency 80311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 173933.489590 # average WriteReq mshr uncacheable latency 80411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 177310.954710 # average overall mshr uncacheable latency 80511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 177310.954710 # average overall mshr uncacheable latency 80610585Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 80711103Snilay@cs.wisc.edusystem.cpu0.icache.tags.replacements 10143465 # number of replacements 80811103Snilay@cs.wisc.edusystem.cpu0.icache.tags.tagsinuse 511.926573 # Cycle average of tags in use 80911103Snilay@cs.wisc.edusystem.cpu0.icache.tags.total_refs 243844472 # Total number of references to valid blocks. 81011103Snilay@cs.wisc.edusystem.cpu0.icache.tags.sampled_refs 10143977 # Sample count of references to valid blocks. 81111103Snilay@cs.wisc.edusystem.cpu0.icache.tags.avg_refs 24.038350 # Average number of references to valid blocks. 81211103Snilay@cs.wisc.edusystem.cpu0.icache.tags.warmup_cycle 29838959000 # Cycle when the warmup percentage was hit. 81311103Snilay@cs.wisc.edusystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.926573 # Average occupied blocks per requestor 81411103Snilay@cs.wisc.edusystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999857 # Average percentage of cache occupancy 81511103Snilay@cs.wisc.edusystem.cpu0.icache.tags.occ_percent::total 0.999857 # Average percentage of cache occupancy 81610585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 81711103Snilay@cs.wisc.edusystem.cpu0.icache.tags.age_task_id_blocks_1024::0 126 # Occupied blocks per task id 81811103Snilay@cs.wisc.edusystem.cpu0.icache.tags.age_task_id_blocks_1024::1 322 # Occupied blocks per task id 81911103Snilay@cs.wisc.edusystem.cpu0.icache.tags.age_task_id_blocks_1024::2 64 # Occupied blocks per task id 82010585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 82111103Snilay@cs.wisc.edusystem.cpu0.icache.tags.tag_accesses 518120904 # Number of tag accesses 82211103Snilay@cs.wisc.edusystem.cpu0.icache.tags.data_accesses 518120904 # Number of data accesses 82311103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_hits::cpu0.inst 243844472 # number of ReadReq hits 82411103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_hits::total 243844472 # number of ReadReq hits 82511103Snilay@cs.wisc.edusystem.cpu0.icache.demand_hits::cpu0.inst 243844472 # number of demand (read+write) hits 82611103Snilay@cs.wisc.edusystem.cpu0.icache.demand_hits::total 243844472 # number of demand (read+write) hits 82711103Snilay@cs.wisc.edusystem.cpu0.icache.overall_hits::cpu0.inst 243844472 # number of overall hits 82811103Snilay@cs.wisc.edusystem.cpu0.icache.overall_hits::total 243844472 # number of overall hits 82911103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_misses::cpu0.inst 10143987 # number of ReadReq misses 83011103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_misses::total 10143987 # number of ReadReq misses 83111103Snilay@cs.wisc.edusystem.cpu0.icache.demand_misses::cpu0.inst 10143987 # number of demand (read+write) misses 83211103Snilay@cs.wisc.edusystem.cpu0.icache.demand_misses::total 10143987 # number of demand (read+write) misses 83311103Snilay@cs.wisc.edusystem.cpu0.icache.overall_misses::cpu0.inst 10143987 # number of overall misses 83411103Snilay@cs.wisc.edusystem.cpu0.icache.overall_misses::total 10143987 # number of overall misses 83511103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 100406017500 # number of ReadReq miss cycles 83611103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_latency::total 100406017500 # number of ReadReq miss cycles 83711103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_latency::cpu0.inst 100406017500 # number of demand (read+write) miss cycles 83811103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_latency::total 100406017500 # number of demand (read+write) miss cycles 83911103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_latency::cpu0.inst 100406017500 # number of overall miss cycles 84011103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_latency::total 100406017500 # number of overall miss cycles 84111103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_accesses::cpu0.inst 253988459 # number of ReadReq accesses(hits+misses) 84211103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_accesses::total 253988459 # number of ReadReq accesses(hits+misses) 84311103Snilay@cs.wisc.edusystem.cpu0.icache.demand_accesses::cpu0.inst 253988459 # number of demand (read+write) accesses 84411103Snilay@cs.wisc.edusystem.cpu0.icache.demand_accesses::total 253988459 # number of demand (read+write) accesses 84511103Snilay@cs.wisc.edusystem.cpu0.icache.overall_accesses::cpu0.inst 253988459 # number of overall (read+write) accesses 84611103Snilay@cs.wisc.edusystem.cpu0.icache.overall_accesses::total 253988459 # number of overall (read+write) accesses 84711103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.039939 # miss rate for ReadReq accesses 84811103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_rate::total 0.039939 # miss rate for ReadReq accesses 84911103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.039939 # miss rate for demand accesses 85011103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_rate::total 0.039939 # miss rate for demand accesses 85111103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.039939 # miss rate for overall accesses 85211103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_rate::total 0.039939 # miss rate for overall accesses 85311103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 9898.082233 # average ReadReq miss latency 85411103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_miss_latency::total 9898.082233 # average ReadReq miss latency 85511103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 9898.082233 # average overall miss latency 85611103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_miss_latency::total 9898.082233 # average overall miss latency 85711103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 9898.082233 # average overall miss latency 85811103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_miss_latency::total 9898.082233 # average overall miss latency 85910585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 86010585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 86110585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 86210585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 86310585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 86410585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 86510585Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 86610585Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 86711103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 10143987 # number of ReadReq MSHR misses 86811103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_misses::total 10143987 # number of ReadReq MSHR misses 86911103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_misses::cpu0.inst 10143987 # number of demand (read+write) MSHR misses 87011103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_misses::total 10143987 # number of demand (read+write) MSHR misses 87111103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_misses::cpu0.inst 10143987 # number of overall MSHR misses 87211103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_misses::total 10143987 # number of overall MSHR misses 87310892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 52292 # number of ReadReq MSHR uncacheable 87410892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 52292 # number of ReadReq MSHR uncacheable 87510892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 52292 # number of overall MSHR uncacheable misses 87610892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 52292 # number of overall MSHR uncacheable misses 87711103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 95334024500 # number of ReadReq MSHR miss cycles 87811103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_latency::total 95334024500 # number of ReadReq MSHR miss cycles 87911103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 95334024500 # number of demand (read+write) MSHR miss cycles 88011103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_latency::total 95334024500 # number of demand (read+write) MSHR miss cycles 88111103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 95334024500 # number of overall MSHR miss cycles 88211103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_latency::total 95334024500 # number of overall MSHR miss cycles 88310892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4777780500 # number of ReadReq MSHR uncacheable cycles 88410892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 4777780500 # number of ReadReq MSHR uncacheable cycles 88510892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 4777780500 # number of overall MSHR uncacheable cycles 88610892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 4777780500 # number of overall MSHR uncacheable cycles 88711103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.039939 # mshr miss rate for ReadReq accesses 88811103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.039939 # mshr miss rate for ReadReq accesses 88911103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.039939 # mshr miss rate for demand accesses 89011103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_rate::total 0.039939 # mshr miss rate for demand accesses 89111103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.039939 # mshr miss rate for overall accesses 89211103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_rate::total 0.039939 # mshr miss rate for overall accesses 89311103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 9398.082283 # average ReadReq mshr miss latency 89411103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 9398.082283 # average ReadReq mshr miss latency 89511103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 9398.082283 # average overall mshr miss latency 89611103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_mshr_miss_latency::total 9398.082283 # average overall mshr miss latency 89711103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 9398.082283 # average overall mshr miss latency 89811103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_mshr_miss_latency::total 9398.082283 # average overall mshr miss latency 89910892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 91367.331523 # average ReadReq mshr uncacheable latency 90010892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 91367.331523 # average ReadReq mshr uncacheable latency 90110892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 91367.331523 # average overall mshr uncacheable latency 90210892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 91367.331523 # average overall mshr uncacheable latency 90310585Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 90411103Snilay@cs.wisc.edusystem.cpu0.l2cache.prefetcher.num_hwpf_issued 7957449 # number of hwpf issued 90511103Snilay@cs.wisc.edusystem.cpu0.l2cache.prefetcher.pfIdentified 7958709 # number of prefetch candidates identified 90611103Snilay@cs.wisc.edusystem.cpu0.l2cache.prefetcher.pfBufferHit 1099 # number of redundant prefetches already in prefetch queue 90710628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 90810628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 90911103Snilay@cs.wisc.edusystem.cpu0.l2cache.prefetcher.pfSpanPage 1036699 # number of prefetches not generated due to page crossing 91011103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.replacements 2852729 # number of replacements 91111103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.tagsinuse 16231.938482 # Cycle average of tags in use 91211103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.total_refs 28072062 # Total number of references to valid blocks. 91311103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.sampled_refs 2868819 # Sample count of references to valid blocks. 91411103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.avg_refs 9.785233 # Average number of references to valid blocks. 91511103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.warmup_cycle 27361359000 # Cycle when the warmup percentage was hit. 91611103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_blocks::writebacks 6837.547665 # Average occupied blocks per requestor 91711103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 84.005962 # Average occupied blocks per requestor 91811103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 92.461189 # Average occupied blocks per requestor 91911103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_blocks::cpu0.inst 5084.590207 # Average occupied blocks per requestor 92011103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_blocks::cpu0.data 3169.997386 # Average occupied blocks per requestor 92111103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 963.336073 # Average occupied blocks per requestor 92211103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_percent::writebacks 0.417331 # Average percentage of cache occupancy 92311103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.005127 # Average percentage of cache occupancy 92411103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.005643 # Average percentage of cache occupancy 92511103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.310339 # Average percentage of cache occupancy 92611103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_percent::cpu0.data 0.193481 # Average percentage of cache occupancy 92711103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.058797 # Average percentage of cache occupancy 92811103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_percent::total 0.990719 # Average percentage of cache occupancy 92911103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 1316 # Occupied blocks per task id 93011103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 68 # Occupied blocks per task id 93111103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 14706 # Occupied blocks per task id 93211103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 30 # Occupied blocks per task id 93311103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 157 # Occupied blocks per task id 93411103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 636 # Occupied blocks per task id 93511103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 493 # Occupied blocks per task id 93611103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1023::0 1 # Occupied blocks per task id 93711103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1023::1 2 # Occupied blocks per task id 93811103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 19 # Occupied blocks per task id 93911103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 23 # Occupied blocks per task id 94011103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 23 # Occupied blocks per task id 94110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 126 # Occupied blocks per task id 94211103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 1121 # Occupied blocks per task id 94311103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 2596 # Occupied blocks per task id 94411103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 5686 # Occupied blocks per task id 94511103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 5177 # Occupied blocks per task id 94611103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.080322 # Percentage of cache occupancy per task id 94711103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.004150 # Percentage of cache occupancy per task id 94811103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.897583 # Percentage of cache occupancy per task id 94911103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.tag_accesses 536564472 # Number of tag accesses 95011103Snilay@cs.wisc.edusystem.cpu0.l2cache.tags.data_accesses 536564472 # Number of data accesses 95111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 494323 # number of ReadReq hits 95211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 145712 # number of ReadReq hits 95311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_hits::total 640035 # number of ReadReq hits 95411103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_hits::writebacks 3953840 # number of Writeback hits 95511103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_hits::total 3953840 # number of Writeback hits 95611103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 100741 # number of UpgradeReq hits 95711103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_hits::total 100741 # number of UpgradeReq hits 95811103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 34053 # number of SCUpgradeReq hits 95911103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_hits::total 34053 # number of SCUpgradeReq hits 96011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 910402 # number of ReadExReq hits 96111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_hits::total 910402 # number of ReadExReq hits 96211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 9335111 # number of ReadCleanReq hits 96311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_hits::total 9335111 # number of ReadCleanReq hits 96411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 2958514 # number of ReadSharedReq hits 96511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_hits::total 2958514 # number of ReadSharedReq hits 96611103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_hits::cpu0.data 184784 # number of InvalidateReq hits 96711103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_hits::total 184784 # number of InvalidateReq hits 96811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 494323 # number of demand (read+write) hits 96911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 145712 # number of demand (read+write) hits 97011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_hits::cpu0.inst 9335111 # number of demand (read+write) hits 97111103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_hits::cpu0.data 3868916 # number of demand (read+write) hits 97211103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_hits::total 13844062 # number of demand (read+write) hits 97311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 494323 # number of overall hits 97411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 145712 # number of overall hits 97511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_hits::cpu0.inst 9335111 # number of overall hits 97611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_hits::cpu0.data 3868916 # number of overall hits 97711103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_hits::total 13844062 # number of overall hits 97811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 11152 # number of ReadReq misses 97911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 7425 # number of ReadReq misses 98011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_misses::total 18577 # number of ReadReq misses 98110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_misses::writebacks 1 # number of Writeback misses 98210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_misses::total 1 # number of Writeback misses 98311103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 135342 # number of UpgradeReq misses 98411103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_misses::total 135342 # number of UpgradeReq misses 98511103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 157102 # number of SCUpgradeReq misses 98611103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_misses::total 157102 # number of SCUpgradeReq misses 98711103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 6 # number of SCUpgradeFailReq misses 98811103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses 98911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 262550 # number of ReadExReq misses 99011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_misses::total 262550 # number of ReadExReq misses 99111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 808875 # number of ReadCleanReq misses 99211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_misses::total 808875 # number of ReadCleanReq misses 99311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 1019727 # number of ReadSharedReq misses 99411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_misses::total 1019727 # number of ReadSharedReq misses 99511103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_misses::cpu0.data 616671 # number of InvalidateReq misses 99611103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_misses::total 616671 # number of InvalidateReq misses 99711103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 11152 # number of demand (read+write) misses 99811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 7425 # number of demand (read+write) misses 99911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_misses::cpu0.inst 808875 # number of demand (read+write) misses 100011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_misses::cpu0.data 1282277 # number of demand (read+write) misses 100111103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_misses::total 2109729 # number of demand (read+write) misses 100211103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 11152 # number of overall misses 100311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 7425 # number of overall misses 100411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_misses::cpu0.inst 808875 # number of overall misses 100511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_misses::cpu0.data 1282277 # number of overall misses 100611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_misses::total 2109729 # number of overall misses 100711103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 358336500 # number of ReadReq miss cycles 100811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 254237500 # number of ReadReq miss cycles 100911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_miss_latency::total 612574000 # number of ReadReq miss cycles 101011103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2939782500 # number of UpgradeReq miss cycles 101111103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_miss_latency::total 2939782500 # number of UpgradeReq miss cycles 101211103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3277538000 # number of SCUpgradeReq miss cycles 101311103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3277538000 # number of SCUpgradeReq miss cycles 101411103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 1967998 # number of SCUpgradeFailReq miss cycles 101511103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 1967998 # number of SCUpgradeFailReq miss cycles 101611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 13250524998 # number of ReadExReq miss cycles 101711103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_miss_latency::total 13250524998 # number of ReadExReq miss cycles 101811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 24450345500 # number of ReadCleanReq miss cycles 101911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_miss_latency::total 24450345500 # number of ReadCleanReq miss cycles 102011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 34035221991 # number of ReadSharedReq miss cycles 102111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_miss_latency::total 34035221991 # number of ReadSharedReq miss cycles 102211103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data 51883476000 # number of InvalidateReq miss cycles 102311103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_miss_latency::total 51883476000 # number of InvalidateReq miss cycles 102411103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 358336500 # number of demand (read+write) miss cycles 102511103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 254237500 # number of demand (read+write) miss cycles 102611103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 24450345500 # number of demand (read+write) miss cycles 102711103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_latency::cpu0.data 47285746989 # number of demand (read+write) miss cycles 102811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_latency::total 72348666489 # number of demand (read+write) miss cycles 102911103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 358336500 # number of overall miss cycles 103011103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 254237500 # number of overall miss cycles 103111103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 24450345500 # number of overall miss cycles 103211103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_latency::cpu0.data 47285746989 # number of overall miss cycles 103311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_latency::total 72348666489 # number of overall miss cycles 103411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 505475 # number of ReadReq accesses(hits+misses) 103511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 153137 # number of ReadReq accesses(hits+misses) 103611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_accesses::total 658612 # number of ReadReq accesses(hits+misses) 103711103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_accesses::writebacks 3953841 # number of Writeback accesses(hits+misses) 103811103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_accesses::total 3953841 # number of Writeback accesses(hits+misses) 103911103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 236083 # number of UpgradeReq accesses(hits+misses) 104011103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_accesses::total 236083 # number of UpgradeReq accesses(hits+misses) 104111103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 191155 # number of SCUpgradeReq accesses(hits+misses) 104211103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_accesses::total 191155 # number of SCUpgradeReq accesses(hits+misses) 104311103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 6 # number of SCUpgradeFailReq accesses(hits+misses) 104411103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses) 104511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1172952 # number of ReadExReq accesses(hits+misses) 104611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_accesses::total 1172952 # number of ReadExReq accesses(hits+misses) 104711103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 10143986 # number of ReadCleanReq accesses(hits+misses) 104811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_accesses::total 10143986 # number of ReadCleanReq accesses(hits+misses) 104911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 3978241 # number of ReadSharedReq accesses(hits+misses) 105011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_accesses::total 3978241 # number of ReadSharedReq accesses(hits+misses) 105111103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_accesses::cpu0.data 801455 # number of InvalidateReq accesses(hits+misses) 105211103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_accesses::total 801455 # number of InvalidateReq accesses(hits+misses) 105311103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 505475 # number of demand (read+write) accesses 105411103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 153137 # number of demand (read+write) accesses 105511103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_accesses::cpu0.inst 10143986 # number of demand (read+write) accesses 105611103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_accesses::cpu0.data 5151193 # number of demand (read+write) accesses 105711103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_accesses::total 15953791 # number of demand (read+write) accesses 105811103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 505475 # number of overall (read+write) accesses 105911103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 153137 # number of overall (read+write) accesses 106011103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_accesses::cpu0.inst 10143986 # number of overall (read+write) accesses 106111103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_accesses::cpu0.data 5151193 # number of overall (read+write) accesses 106211103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_accesses::total 15953791 # number of overall (read+write) accesses 106311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.022062 # miss rate for ReadReq accesses 106411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.048486 # miss rate for ReadReq accesses 106511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_miss_rate::total 0.028206 # miss rate for ReadReq accesses 106610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_miss_rate::writebacks 0.000000 # miss rate for Writeback accesses 106710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_miss_rate::total 0.000000 # miss rate for Writeback accesses 106811103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.573281 # miss rate for UpgradeReq accesses 106911103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.573281 # miss rate for UpgradeReq accesses 107011103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.821857 # miss rate for SCUpgradeReq accesses 107111103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.821857 # miss rate for SCUpgradeReq accesses 107210636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 107310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 107411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.223837 # miss rate for ReadExReq accesses 107511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.223837 # miss rate for ReadExReq accesses 107611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.079739 # miss rate for ReadCleanReq accesses 107711103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.079739 # miss rate for ReadCleanReq accesses 107811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.256326 # miss rate for ReadSharedReq accesses 107911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.256326 # miss rate for ReadSharedReq accesses 108011103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data 0.769439 # miss rate for InvalidateReq accesses 108111103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_miss_rate::total 0.769439 # miss rate for InvalidateReq accesses 108211103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.022062 # miss rate for demand accesses 108311103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.048486 # miss rate for demand accesses 108411103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.079739 # miss rate for demand accesses 108511103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.248928 # miss rate for demand accesses 108611103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_miss_rate::total 0.132240 # miss rate for demand accesses 108711103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.022062 # miss rate for overall accesses 108811103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.048486 # miss rate for overall accesses 108911103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.079739 # miss rate for overall accesses 109011103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.248928 # miss rate for overall accesses 109111103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_miss_rate::total 0.132240 # miss rate for overall accesses 109211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 32132.039096 # average ReadReq miss latency 109311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 34240.740741 # average ReadReq miss latency 109411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 32974.861388 # average ReadReq miss latency 109511103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 21721.139779 # average UpgradeReq miss latency 109611103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 21721.139779 # average UpgradeReq miss latency 109711103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20862.484246 # average SCUpgradeReq miss latency 109811103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20862.484246 # average SCUpgradeReq miss latency 109911103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 327999.666667 # average SCUpgradeFailReq miss latency 110011103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 327999.666667 # average SCUpgradeFailReq miss latency 110111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 50468.577406 # average ReadExReq miss latency 110211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 50468.577406 # average ReadExReq miss latency 110311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 30227.594499 # average ReadCleanReq miss latency 110411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 30227.594499 # average ReadCleanReq miss latency 110511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 33376.797899 # average ReadSharedReq miss latency 110611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 33376.797899 # average ReadSharedReq miss latency 110711103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data 84134.775269 # average InvalidateReq miss latency 110811103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::total 84134.775269 # average InvalidateReq miss latency 110911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 32132.039096 # average overall miss latency 111011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 34240.740741 # average overall miss latency 111111103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 30227.594499 # average overall miss latency 111211103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 36876.390194 # average overall miss latency 111311103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_miss_latency::total 34292.871970 # average overall miss latency 111411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 32132.039096 # average overall miss latency 111511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 34240.740741 # average overall miss latency 111611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 30227.594499 # average overall miss latency 111711103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 36876.390194 # average overall miss latency 111811103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_miss_latency::total 34292.871970 # average overall miss latency 111910892Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 112010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 112110892Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 112210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 112310892Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 112410585Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 112510585Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 112610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 112711103Snilay@cs.wisc.edusystem.cpu0.l2cache.writebacks::writebacks 1435907 # number of writebacks 112811103Snilay@cs.wisc.edusystem.cpu0.l2cache.writebacks::total 1435907 # number of writebacks 112911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 1 # number of ReadReq MSHR hits 113011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits 113111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 7822 # number of ReadExReq MSHR hits 113211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_hits::total 7822 # number of ReadExReq MSHR hits 113311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 7 # number of ReadCleanReq MSHR hits 113411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_hits::total 7 # number of ReadCleanReq MSHR hits 113511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 800 # number of ReadSharedReq MSHR hits 113611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_hits::total 800 # number of ReadSharedReq MSHR hits 113711103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 1 # number of demand (read+write) MSHR hits 113811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 7 # number of demand (read+write) MSHR hits 113911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 8622 # number of demand (read+write) MSHR hits 114011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_hits::total 8630 # number of demand (read+write) MSHR hits 114111103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 1 # number of overall MSHR hits 114211103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 7 # number of overall MSHR hits 114311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 8622 # number of overall MSHR hits 114411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_hits::total 8630 # number of overall MSHR hits 114511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 11152 # number of ReadReq MSHR misses 114611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 7424 # number of ReadReq MSHR misses 114711103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_misses::total 18576 # number of ReadReq MSHR misses 114810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_misses::writebacks 1 # number of Writeback MSHR misses 114910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_misses::total 1 # number of Writeback MSHR misses 115011103Snilay@cs.wisc.edusystem.cpu0.l2cache.CleanEvict_mshr_misses::writebacks 115899 # number of CleanEvict MSHR misses 115111103Snilay@cs.wisc.edusystem.cpu0.l2cache.CleanEvict_mshr_misses::total 115899 # number of CleanEvict MSHR misses 115211103Snilay@cs.wisc.edusystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 744785 # number of HardPFReq MSHR misses 115311103Snilay@cs.wisc.edusystem.cpu0.l2cache.HardPFReq_mshr_misses::total 744785 # number of HardPFReq MSHR misses 115411103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 135342 # number of UpgradeReq MSHR misses 115511103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 135342 # number of UpgradeReq MSHR misses 115611103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 157102 # number of SCUpgradeReq MSHR misses 115711103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 157102 # number of SCUpgradeReq MSHR misses 115811103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 6 # number of SCUpgradeFailReq MSHR misses 115911103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses 116011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 254728 # number of ReadExReq MSHR misses 116111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_misses::total 254728 # number of ReadExReq MSHR misses 116211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 808868 # number of ReadCleanReq MSHR misses 116311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_misses::total 808868 # number of ReadCleanReq MSHR misses 116411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 1018927 # number of ReadSharedReq MSHR misses 116511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_misses::total 1018927 # number of ReadSharedReq MSHR misses 116611103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data 616671 # number of InvalidateReq MSHR misses 116711103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_mshr_misses::total 616671 # number of InvalidateReq MSHR misses 116811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 11152 # number of demand (read+write) MSHR misses 116911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 7424 # number of demand (read+write) MSHR misses 117011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 808868 # number of demand (read+write) MSHR misses 117111103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1273655 # number of demand (read+write) MSHR misses 117211103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_misses::total 2101099 # number of demand (read+write) MSHR misses 117311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 11152 # number of overall MSHR misses 117411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 7424 # number of overall MSHR misses 117511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 808868 # number of overall MSHR misses 117611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1273655 # number of overall MSHR misses 117711103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 744785 # number of overall MSHR misses 117811103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_misses::total 2845884 # number of overall MSHR misses 117910892Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 52292 # number of ReadReq MSHR uncacheable 118011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 32791 # number of ReadReq MSHR uncacheable 118111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 85083 # number of ReadReq MSHR uncacheable 118211103Snilay@cs.wisc.edusystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 32852 # number of WriteReq MSHR uncacheable 118311103Snilay@cs.wisc.edusystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 32852 # number of WriteReq MSHR uncacheable 118410892Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 52292 # number of overall MSHR uncacheable misses 118511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 65643 # number of overall MSHR uncacheable misses 118611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 117935 # number of overall MSHR uncacheable misses 118711103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 291424500 # number of ReadReq MSHR miss cycles 118811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 209670500 # number of ReadReq MSHR miss cycles 118911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 501095000 # number of ReadReq MSHR miss cycles 119011103Snilay@cs.wisc.edusystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 33786234533 # number of HardPFReq MSHR miss cycles 119111103Snilay@cs.wisc.edusystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 33786234533 # number of HardPFReq MSHR miss cycles 119211103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 2742370498 # number of UpgradeReq MSHR miss cycles 119311103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 2742370498 # number of UpgradeReq MSHR miss cycles 119411103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2416828000 # number of SCUpgradeReq MSHR miss cycles 119511103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2416828000 # number of SCUpgradeReq MSHR miss cycles 119611103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 1703998 # number of SCUpgradeFailReq MSHR miss cycles 119711103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 1703998 # number of SCUpgradeFailReq MSHR miss cycles 119811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 10773413498 # number of ReadExReq MSHR miss cycles 119911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 10773413498 # number of ReadExReq MSHR miss cycles 120011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 19596844500 # number of ReadCleanReq MSHR miss cycles 120111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 19596844500 # number of ReadCleanReq MSHR miss cycles 120211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 27840391991 # number of ReadSharedReq MSHR miss cycles 120311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 27840391991 # number of ReadSharedReq MSHR miss cycles 120411103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data 48183450000 # number of InvalidateReq MSHR miss cycles 120511103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total 48183450000 # number of InvalidateReq MSHR miss cycles 120611103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 291424500 # number of demand (read+write) MSHR miss cycles 120711103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 209670500 # number of demand (read+write) MSHR miss cycles 120811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 19596844500 # number of demand (read+write) MSHR miss cycles 120911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 38613805489 # number of demand (read+write) MSHR miss cycles 121011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_latency::total 58711744989 # number of demand (read+write) MSHR miss cycles 121111103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 291424500 # number of overall MSHR miss cycles 121211103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 209670500 # number of overall MSHR miss cycles 121311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 19596844500 # number of overall MSHR miss cycles 121411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 38613805489 # number of overall MSHR miss cycles 121511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 33786234533 # number of overall MSHR miss cycles 121611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_latency::total 92497979522 # number of overall MSHR miss cycles 121710892Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4359444500 # number of ReadReq MSHR uncacheable cycles 121811103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5662672500 # number of ReadReq MSHR uncacheable cycles 121911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 10022117000 # number of ReadReq MSHR uncacheable cycles 122011103Snilay@cs.wisc.edusystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5467648500 # number of WriteReq MSHR uncacheable cycles 122111103Snilay@cs.wisc.edusystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5467648500 # number of WriteReq MSHR uncacheable cycles 122210892Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 4359444500 # number of overall MSHR uncacheable cycles 122311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 11130321000 # number of overall MSHR uncacheable cycles 122411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 15489765500 # number of overall MSHR uncacheable cycles 122511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.022062 # mshr miss rate for ReadReq accesses 122611103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.048479 # mshr miss rate for ReadReq accesses 122711103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.028205 # mshr miss rate for ReadReq accesses 122810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_miss_rate::writebacks 0.000000 # mshr miss rate for Writeback accesses 122910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_miss_rate::total 0.000000 # mshr miss rate for Writeback accesses 123010892Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 123110892Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 123210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 123310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 123411103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.573281 # mshr miss rate for UpgradeReq accesses 123511103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.573281 # mshr miss rate for UpgradeReq accesses 123611103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.821857 # mshr miss rate for SCUpgradeReq accesses 123711103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.821857 # mshr miss rate for SCUpgradeReq accesses 123810636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 123910585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 124011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.217168 # mshr miss rate for ReadExReq accesses 124111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.217168 # mshr miss rate for ReadExReq accesses 124211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.079739 # mshr miss rate for ReadCleanReq accesses 124311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.079739 # mshr miss rate for ReadCleanReq accesses 124411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.256125 # mshr miss rate for ReadSharedReq accesses 124511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.256125 # mshr miss rate for ReadSharedReq accesses 124611103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data 0.769439 # mshr miss rate for InvalidateReq accesses 124711103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total 0.769439 # mshr miss rate for InvalidateReq accesses 124811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.022062 # mshr miss rate for demand accesses 124911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.048479 # mshr miss rate for demand accesses 125011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.079739 # mshr miss rate for demand accesses 125111103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.247254 # mshr miss rate for demand accesses 125211103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.131699 # mshr miss rate for demand accesses 125311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.022062 # mshr miss rate for overall accesses 125411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.048479 # mshr miss rate for overall accesses 125511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.079739 # mshr miss rate for overall accesses 125611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.247254 # mshr miss rate for overall accesses 125710585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 125811103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.178383 # mshr miss rate for overall accesses 125911103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 26132.039096 # average ReadReq mshr miss latency 126011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 28242.254849 # average ReadReq mshr miss latency 126111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 26975.398363 # average ReadReq mshr miss latency 126211103Snilay@cs.wisc.edusystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 45363.741930 # average HardPFReq mshr miss latency 126311103Snilay@cs.wisc.edusystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 45363.741930 # average HardPFReq mshr miss latency 126411103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20262.523814 # average UpgradeReq mshr miss latency 126511103Snilay@cs.wisc.edusystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20262.523814 # average UpgradeReq mshr miss latency 126611103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15383.814337 # average SCUpgradeReq mshr miss latency 126711103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15383.814337 # average SCUpgradeReq mshr miss latency 126811103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 283999.666667 # average SCUpgradeFailReq mshr miss latency 126911103Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 283999.666667 # average SCUpgradeFailReq mshr miss latency 127011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 42293.793764 # average ReadExReq mshr miss latency 127111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 42293.793764 # average ReadExReq mshr miss latency 127211103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 24227.493856 # average ReadCleanReq mshr miss latency 127311103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 24227.493856 # average ReadCleanReq mshr miss latency 127411103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 27323.244934 # average ReadSharedReq mshr miss latency 127511103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 27323.244934 # average ReadSharedReq mshr miss latency 127611103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 78134.775269 # average InvalidateReq mshr miss latency 127711103Snilay@cs.wisc.edusystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 78134.775269 # average InvalidateReq mshr miss latency 127811103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 26132.039096 # average overall mshr miss latency 127911103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 28242.254849 # average overall mshr miss latency 128011103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 24227.493856 # average overall mshr miss latency 128111103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 30317.319438 # average overall mshr miss latency 128211103Snilay@cs.wisc.edusystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 27943.350118 # average overall mshr miss latency 128311103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 26132.039096 # average overall mshr miss latency 128411103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 28242.254849 # average overall mshr miss latency 128511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 24227.493856 # average overall mshr miss latency 128611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 30317.319438 # average overall mshr miss latency 128711103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 45363.741930 # average overall mshr miss latency 128811103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 32502.371679 # average overall mshr miss latency 128910892Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 83367.331523 # average ReadReq mshr uncacheable latency 129011103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 172689.838675 # average ReadReq mshr uncacheable latency 129111103Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 117792.238167 # average ReadReq mshr uncacheable latency 129211103Snilay@cs.wisc.edusystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 166432.743821 # average WriteReq mshr uncacheable latency 129311103Snilay@cs.wisc.edusystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 166432.743821 # average WriteReq mshr uncacheable latency 129410892Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 83367.331523 # average overall mshr uncacheable latency 129511103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 169558.383986 # average overall mshr uncacheable latency 129611103Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 131341.548311 # average overall mshr uncacheable latency 129710585Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 129811103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::ReadReq 878258 # Transaction distribution 129911103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::ReadResp 15087550 # Transaction distribution 130011103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::WriteReq 37855 # Transaction distribution 130111103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::WriteResp 32852 # Transaction distribution 130211103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::Writeback 7538926 # Transaction distribution 130311103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::CleanEvict 15047066 # Transaction distribution 130411103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::HardPFReq 979875 # Transaction distribution 130511103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::UpgradeReq 473443 # Transaction distribution 130611103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 345382 # Transaction distribution 130711103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::UpgradeResp 491005 # Transaction distribution 130811103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 72 # Transaction distribution 130911103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 110 # Transaction distribution 131011103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::ReadExReq 1529585 # Transaction distribution 131111103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::ReadExResp 1182209 # Transaction distribution 131211103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::ReadCleanReq 10143987 # Transaction distribution 131311103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::ReadSharedReq 6286308 # Transaction distribution 131411103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::InvalidateReq 908183 # Transaction distribution 131511103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.trans_dist::InvalidateResp 801455 # Transaction distribution 131611103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 30533828 # Packet count per connected master and slave (bytes) 131711103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 18915495 # Packet count per connected master and slave (bytes) 131811103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 338792 # Packet count per connected master and slave (bytes) 131911103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1107688 # Packet count per connected master and slave (bytes) 132011103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_count::total 50895803 # Packet count per connected master and slave (bytes) 132111103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 652561728 # Cumulative packet size per connected master and slave (bytes) 132211103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 589425738 # Cumulative packet size per connected master and slave (bytes) 132311103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1225096 # Cumulative packet size per connected master and slave (bytes) 132411103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4043800 # Cumulative packet size per connected master and slave (bytes) 132511103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.pkt_size::total 1247256362 # Cumulative packet size per connected master and slave (bytes) 132611103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoops 11033818 # Total snoops (count) 132711103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoop_fanout::samples 44172113 # Request fanout histogram 132811103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoop_fanout::mean 1.260955 # Request fanout histogram 132911103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoop_fanout::stdev 0.439155 # Request fanout histogram 133010585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 133110585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 133211103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoop_fanout::1 32645184 73.90% 73.90% # Request fanout histogram 133311103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoop_fanout::2 11526929 26.10% 100.00% # Request fanout histogram 133410585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 133510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 133610827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 133711103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoop_fanout::total 44172113 # Request fanout histogram 133811103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.reqLayer0.occupancy 20686801483 # Layer occupancy (ticks) 133910585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 134011103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.snoopLayer0.occupancy 184431489 # Layer occupancy (ticks) 134110585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 134211103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.respLayer0.occupancy 15296388050 # Layer occupancy (ticks) 134310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 134411103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.respLayer1.occupancy 8393036752 # Layer occupancy (ticks) 134510585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 134611103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.respLayer2.occupancy 185661487 # Layer occupancy (ticks) 134710585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 134811103Snilay@cs.wisc.edusystem.cpu0.toL2Bus.respLayer3.occupancy 602239946 # Layer occupancy (ticks) 134910585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 135011103Snilay@cs.wisc.edusystem.cpu1.branchPred.lookups 126920633 # Number of BP lookups 135111103Snilay@cs.wisc.edusystem.cpu1.branchPred.condPredicted 90998639 # Number of conditional branches predicted 135211103Snilay@cs.wisc.edusystem.cpu1.branchPred.condIncorrect 5685011 # Number of conditional branches incorrect 135311103Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBLookups 95306954 # Number of BTB lookups 135411103Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBHits 70103943 # Number of BTB hits 135510585Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 135611103Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBHitPct 73.555958 # BTB Hit Percentage 135711103Snilay@cs.wisc.edusystem.cpu1.branchPred.usedRAS 14523133 # Number of times the RAS was used to get a target. 135811103Snilay@cs.wisc.edusystem.cpu1.branchPred.RASInCorrect 944517 # Number of incorrect RAS predictions. 135910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 136010628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 136110628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 136210628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 136310628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 136410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 136510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 136610628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 136710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 136810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 136910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 137010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 137110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 137210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 137310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 137410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 137510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 137610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 137710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 137810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 137910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 138010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 138110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 138210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 138310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 138410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 138510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 138610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 138710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 138811103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walks 273163 # Table walker walks requested 138911103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walksLong 273163 # Table walker walks initiated with long descriptors 139011103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 10101 # Level at which table walker walks with long descriptors terminate 139111103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 83297 # Level at which table walker walks with long descriptors terminate 139211103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkWaitTime::samples 273163 # Table walker wait (enqueue to first request) latency 139311103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkWaitTime::0 273163 100.00% 100.00% # Table walker wait (enqueue to first request) latency 139411103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkWaitTime::total 273163 # Table walker wait (enqueue to first request) latency 139511103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::samples 93398 # Table walker service (enqueue to completion) latency 139611103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::mean 20769.759524 # Table walker service (enqueue to completion) latency 139711103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::gmean 18788.534327 # Table walker service (enqueue to completion) latency 139811103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::stdev 16072.129923 # Table walker service (enqueue to completion) latency 139911103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::0-65535 92090 98.60% 98.60% # Table walker service (enqueue to completion) latency 140011103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::65536-131071 1102 1.18% 99.78% # Table walker service (enqueue to completion) latency 140111103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::131072-196607 44 0.05% 99.83% # Table walker service (enqueue to completion) latency 140211103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::196608-262143 68 0.07% 99.90% # Table walker service (enqueue to completion) latency 140311103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::262144-327679 64 0.07% 99.97% # Table walker service (enqueue to completion) latency 140411103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::327680-393215 17 0.02% 99.99% # Table walker service (enqueue to completion) latency 140511103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::393216-458751 8 0.01% 99.99% # Table walker service (enqueue to completion) latency 140611103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::458752-524287 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 140711103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::524288-589823 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 140811103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkCompletionTime::total 93398 # Table walker service (enqueue to completion) latency 140911103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walksPending::samples -1497259648 # Table walker pending requests distribution 141011103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walksPending::0 -1497259648 100.00% 100.00% # Table walker pending requests distribution 141111103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walksPending::total -1497259648 # Table walker pending requests distribution 141211103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkPageSizes::4K 83297 89.18% 89.18% # Table walker page sizes translated 141311103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkPageSizes::2M 10101 10.82% 100.00% # Table walker page sizes translated 141411103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkPageSizes::total 93398 # Table walker page sizes translated 141511103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 273163 # Table walker requests started/completed, data/inst 141610628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 141711103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 273163 # Table walker requests started/completed, data/inst 141811103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 93398 # Table walker requests started/completed, data/inst 141910628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 142011103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 93398 # Table walker requests started/completed, data/inst 142111103Snilay@cs.wisc.edusystem.cpu1.dtb.walker.walkRequestOrigin::total 366561 # Table walker requests started/completed, data/inst 142210585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 142310585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 142411103Snilay@cs.wisc.edusystem.cpu1.dtb.read_hits 80454143 # DTB read hits 142511103Snilay@cs.wisc.edusystem.cpu1.dtb.read_misses 224980 # DTB read misses 142611103Snilay@cs.wisc.edusystem.cpu1.dtb.write_hits 71458601 # DTB write hits 142711103Snilay@cs.wisc.edusystem.cpu1.dtb.write_misses 48183 # DTB write misses 142810585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 142910585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 143011103Snilay@cs.wisc.edusystem.cpu1.dtb.flush_tlb_mva_asid 41508 # Number of times TLB was flushed by MVA & ASID 143111103Snilay@cs.wisc.edusystem.cpu1.dtb.flush_tlb_asid 1042 # Number of times TLB was flushed by ASID 143211103Snilay@cs.wisc.edusystem.cpu1.dtb.flush_entries 37844 # Number of entries that have been flushed from TLB 143311103Snilay@cs.wisc.edusystem.cpu1.dtb.align_faults 998 # Number of TLB faults due to alignment restrictions 143411103Snilay@cs.wisc.edusystem.cpu1.dtb.prefetch_faults 7832 # Number of TLB faults due to prefetch 143510585Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 143611103Snilay@cs.wisc.edusystem.cpu1.dtb.perms_faults 11981 # Number of TLB faults due to permissions restrictions 143711103Snilay@cs.wisc.edusystem.cpu1.dtb.read_accesses 80679123 # DTB read accesses 143811103Snilay@cs.wisc.edusystem.cpu1.dtb.write_accesses 71506784 # DTB write accesses 143910585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 144011103Snilay@cs.wisc.edusystem.cpu1.dtb.hits 151912744 # DTB hits 144111103Snilay@cs.wisc.edusystem.cpu1.dtb.misses 273163 # DTB misses 144211103Snilay@cs.wisc.edusystem.cpu1.dtb.accesses 152185907 # DTB accesses 144310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 144410628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 144510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 144610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 144710628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 144810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 144910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 145010628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 145110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 145210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 145310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 145410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 145510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 145610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 145710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 145810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 145910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 146010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 146110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 146210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 146310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 146410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 146510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 146610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 146710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 146810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 146910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 147010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 147110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 147211103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walks 69906 # Table walker walks requested 147311103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walksLong 69906 # Table walker walks initiated with long descriptors 147411103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 595 # Level at which table walker walks with long descriptors terminate 147511103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 61795 # Level at which table walker walks with long descriptors terminate 147611103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkWaitTime::samples 69906 # Table walker wait (enqueue to first request) latency 147711103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkWaitTime::0 69906 100.00% 100.00% # Table walker wait (enqueue to first request) latency 147811103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkWaitTime::total 69906 # Table walker wait (enqueue to first request) latency 147911103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::samples 62390 # Table walker service (enqueue to completion) latency 148011103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::mean 23626.751082 # Table walker service (enqueue to completion) latency 148111103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::gmean 21282.847568 # Table walker service (enqueue to completion) latency 148211103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::stdev 17788.570372 # Table walker service (enqueue to completion) latency 148311103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::0-65535 60952 97.70% 97.70% # Table walker service (enqueue to completion) latency 148411103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::65536-131071 1278 2.05% 99.74% # Table walker service (enqueue to completion) latency 148511103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::131072-196607 47 0.08% 99.82% # Table walker service (enqueue to completion) latency 148611103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::196608-262143 79 0.13% 99.95% # Table walker service (enqueue to completion) latency 148711103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::262144-327679 15 0.02% 99.97% # Table walker service (enqueue to completion) latency 148811103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::327680-393215 14 0.02% 99.99% # Table walker service (enqueue to completion) latency 148911103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::393216-458751 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 149011103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::458752-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 149111103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 149211103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkCompletionTime::total 62390 # Table walker service (enqueue to completion) latency 149311103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walksPending::samples -1498102148 # Table walker pending requests distribution 149411103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walksPending::0 -1498102148 100.00% 100.00% # Table walker pending requests distribution 149511103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walksPending::total -1498102148 # Table walker pending requests distribution 149611103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkPageSizes::4K 61795 99.05% 99.05% # Table walker page sizes translated 149711103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkPageSizes::2M 595 0.95% 100.00% # Table walker page sizes translated 149811103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkPageSizes::total 62390 # Table walker page sizes translated 149910628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 150011103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 69906 # Table walker requests started/completed, data/inst 150111103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 69906 # Table walker requests started/completed, data/inst 150210628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 150311103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 62390 # Table walker requests started/completed, data/inst 150411103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 62390 # Table walker requests started/completed, data/inst 150511103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkRequestOrigin::total 132296 # Table walker requests started/completed, data/inst 150611103Snilay@cs.wisc.edusystem.cpu1.itb.inst_hits 226287653 # ITB inst hits 150711103Snilay@cs.wisc.edusystem.cpu1.itb.inst_misses 69906 # ITB inst misses 150810585Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 150910585Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 151010585Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 151110585Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 151210585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 151310585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 151411103Snilay@cs.wisc.edusystem.cpu1.itb.flush_tlb_mva_asid 41508 # Number of times TLB was flushed by MVA & ASID 151511103Snilay@cs.wisc.edusystem.cpu1.itb.flush_tlb_asid 1042 # Number of times TLB was flushed by ASID 151611103Snilay@cs.wisc.edusystem.cpu1.itb.flush_entries 26941 # Number of entries that have been flushed from TLB 151710585Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 151810585Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 151910585Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 152011103Snilay@cs.wisc.edusystem.cpu1.itb.perms_faults 214530 # Number of TLB faults due to permissions restrictions 152110585Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 152210585Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 152311103Snilay@cs.wisc.edusystem.cpu1.itb.inst_accesses 226357559 # ITB inst accesses 152411103Snilay@cs.wisc.edusystem.cpu1.itb.hits 226287653 # DTB hits 152511103Snilay@cs.wisc.edusystem.cpu1.itb.misses 69906 # DTB misses 152611103Snilay@cs.wisc.edusystem.cpu1.itb.accesses 226357559 # DTB accesses 152711103Snilay@cs.wisc.edusystem.cpu1.numCycles 843613035 # number of cpu cycles simulated 152810585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 152910585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 153011103Snilay@cs.wisc.edusystem.cpu1.committedInsts 411727692 # Number of instructions committed 153111103Snilay@cs.wisc.edusystem.cpu1.committedOps 485444606 # Number of ops (including micro ops) committed 153211103Snilay@cs.wisc.edusystem.cpu1.discardedOps 45963671 # Number of ops (including micro ops) which were discarded before commit 153311103Snilay@cs.wisc.edusystem.cpu1.numFetchSuspends 5033 # Number of times Execute suspended instruction fetching 153411103Snilay@cs.wisc.edusystem.cpu1.quiesceCycles 94121734017 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 153511103Snilay@cs.wisc.edusystem.cpu1.cpi 2.048959 # CPI: cycles per instruction 153611103Snilay@cs.wisc.edusystem.cpu1.ipc 0.488053 # IPC: instructions per cycle 153710585Sandreas.hansson@arm.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 153811103Snilay@cs.wisc.edusystem.cpu1.kern.inst.quiesce 5855 # number of quiesce instructions executed 153911103Snilay@cs.wisc.edusystem.cpu1.tickCycles 670689322 # Number of cycles that the object actually ticked 154011103Snilay@cs.wisc.edusystem.cpu1.idleCycles 172923713 # Total number of cycles that the object has spent stopped 154111103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.replacements 4998697 # number of replacements 154211103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.tagsinuse 442.736384 # Cycle average of tags in use 154311103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.total_refs 144280355 # Total number of references to valid blocks. 154411103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.sampled_refs 4999208 # Sample count of references to valid blocks. 154511103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.avg_refs 28.860643 # Average number of references to valid blocks. 154611103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.warmup_cycle 8387679361000 # Cycle when the warmup percentage was hit. 154711103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_blocks::cpu1.data 442.736384 # Average occupied blocks per requestor 154811103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.864720 # Average percentage of cache occupancy 154911103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_percent::total 0.864720 # Average percentage of cache occupancy 155011103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id 155111103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 174 # Occupied blocks per task id 155211103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 188 # Occupied blocks per task id 155311103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 149 # Occupied blocks per task id 155411103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id 155511103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.tag_accesses 306336541 # Number of tag accesses 155611103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.data_accesses 306336541 # Number of data accesses 155711103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_hits::cpu1.data 73634827 # number of ReadReq hits 155811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_hits::total 73634827 # number of ReadReq hits 155911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_hits::cpu1.data 66559153 # number of WriteReq hits 156011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_hits::total 66559153 # number of WriteReq hits 156111103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 217159 # number of SoftPFReq hits 156211103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_hits::total 217159 # number of SoftPFReq hits 156311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_hits::cpu1.data 114949 # number of WriteLineReq hits 156411103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_hits::total 114949 # number of WriteLineReq hits 156511103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1666179 # number of LoadLockedReq hits 156611103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_hits::total 1666179 # number of LoadLockedReq hits 156711103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1632337 # number of StoreCondReq hits 156811103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_hits::total 1632337 # number of StoreCondReq hits 156911103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_hits::cpu1.data 140193980 # number of demand (read+write) hits 157011103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_hits::total 140193980 # number of demand (read+write) hits 157111103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_hits::cpu1.data 140411139 # number of overall hits 157211103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_hits::total 140411139 # number of overall hits 157311103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_misses::cpu1.data 3169592 # number of ReadReq misses 157411103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_misses::total 3169592 # number of ReadReq misses 157511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_misses::cpu1.data 2202884 # number of WriteReq misses 157611103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_misses::total 2202884 # number of WriteReq misses 157711103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 634590 # number of SoftPFReq misses 157811103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_misses::total 634590 # number of SoftPFReq misses 157911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_misses::cpu1.data 446274 # number of WriteLineReq misses 158011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_misses::total 446274 # number of WriteLineReq misses 158111103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 155480 # number of LoadLockedReq misses 158211103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_misses::total 155480 # number of LoadLockedReq misses 158311103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 187648 # number of StoreCondReq misses 158411103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_misses::total 187648 # number of StoreCondReq misses 158511103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_misses::cpu1.data 5372476 # number of demand (read+write) misses 158611103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_misses::total 5372476 # number of demand (read+write) misses 158711103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_misses::cpu1.data 6007066 # number of overall misses 158811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_misses::total 6007066 # number of overall misses 158911103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 46997405500 # number of ReadReq miss cycles 159011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_latency::total 46997405500 # number of ReadReq miss cycles 159111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 36924614000 # number of WriteReq miss cycles 159211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_latency::total 36924614000 # number of WriteReq miss cycles 159311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data 13123924500 # number of WriteLineReq miss cycles 159411103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_miss_latency::total 13123924500 # number of WriteLineReq miss cycles 159511103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2384254000 # number of LoadLockedReq miss cycles 159611103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_latency::total 2384254000 # number of LoadLockedReq miss cycles 159711103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 3955578000 # number of StoreCondReq miss cycles 159811103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_latency::total 3955578000 # number of StoreCondReq miss cycles 159911103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 3296000 # number of StoreCondFailReq miss cycles 160011103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 3296000 # number of StoreCondFailReq miss cycles 160111103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_latency::cpu1.data 83922019500 # number of demand (read+write) miss cycles 160211103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_latency::total 83922019500 # number of demand (read+write) miss cycles 160311103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_latency::cpu1.data 83922019500 # number of overall miss cycles 160411103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_latency::total 83922019500 # number of overall miss cycles 160511103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_accesses::cpu1.data 76804419 # number of ReadReq accesses(hits+misses) 160611103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_accesses::total 76804419 # number of ReadReq accesses(hits+misses) 160711103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_accesses::cpu1.data 68762037 # number of WriteReq accesses(hits+misses) 160811103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_accesses::total 68762037 # number of WriteReq accesses(hits+misses) 160911103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 851749 # number of SoftPFReq accesses(hits+misses) 161011103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_accesses::total 851749 # number of SoftPFReq accesses(hits+misses) 161111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_accesses::cpu1.data 561223 # number of WriteLineReq accesses(hits+misses) 161211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_accesses::total 561223 # number of WriteLineReq accesses(hits+misses) 161311103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1821659 # number of LoadLockedReq accesses(hits+misses) 161411103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_accesses::total 1821659 # number of LoadLockedReq accesses(hits+misses) 161511103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1819985 # number of StoreCondReq accesses(hits+misses) 161611103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_accesses::total 1819985 # number of StoreCondReq accesses(hits+misses) 161711103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_accesses::cpu1.data 145566456 # number of demand (read+write) accesses 161811103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_accesses::total 145566456 # number of demand (read+write) accesses 161911103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_accesses::cpu1.data 146418205 # number of overall (read+write) accesses 162011103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_accesses::total 146418205 # number of overall (read+write) accesses 162111103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.041268 # miss rate for ReadReq accesses 162211103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_rate::total 0.041268 # miss rate for ReadReq accesses 162311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.032036 # miss rate for WriteReq accesses 162411103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_rate::total 0.032036 # miss rate for WriteReq accesses 162511103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.745043 # miss rate for SoftPFReq accesses 162611103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.745043 # miss rate for SoftPFReq accesses 162711103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data 0.795181 # miss rate for WriteLineReq accesses 162811103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_miss_rate::total 0.795181 # miss rate for WriteLineReq accesses 162911103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.085351 # miss rate for LoadLockedReq accesses 163011103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.085351 # miss rate for LoadLockedReq accesses 163111103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.103104 # miss rate for StoreCondReq accesses 163211103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.103104 # miss rate for StoreCondReq accesses 163311103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.036907 # miss rate for demand accesses 163411103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_rate::total 0.036907 # miss rate for demand accesses 163511103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.041027 # miss rate for overall accesses 163611103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_rate::total 0.041027 # miss rate for overall accesses 163711103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14827.588377 # average ReadReq miss latency 163811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_miss_latency::total 14827.588377 # average ReadReq miss latency 163911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 16761.942072 # average WriteReq miss latency 164011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_miss_latency::total 16761.942072 # average WriteReq miss latency 164111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 29407.773027 # average WriteLineReq miss latency 164211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_avg_miss_latency::total 29407.773027 # average WriteLineReq miss latency 164311103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15334.795472 # average LoadLockedReq miss latency 164411103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15334.795472 # average LoadLockedReq miss latency 164511103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 21079.777029 # average StoreCondReq miss latency 164611103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21079.777029 # average StoreCondReq miss latency 164710636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 164810585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 164911103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15620.734183 # average overall miss latency 165011103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_miss_latency::total 15620.734183 # average overall miss latency 165111103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13970.550598 # average overall miss latency 165211103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_miss_latency::total 13970.550598 # average overall miss latency 165310585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 165410585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 165510585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 165610585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 165710585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 165810585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 165910585Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 166010585Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 166111103Snilay@cs.wisc.edusystem.cpu1.dcache.writebacks::writebacks 3232302 # number of writebacks 166211103Snilay@cs.wisc.edusystem.cpu1.dcache.writebacks::total 3232302 # number of writebacks 166311103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 357442 # number of ReadReq MSHR hits 166411103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_hits::total 357442 # number of ReadReq MSHR hits 166511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 916671 # number of WriteReq MSHR hits 166611103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_hits::total 916671 # number of WriteReq MSHR hits 166711103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data 62 # number of WriteLineReq MSHR hits 166811103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_hits::total 62 # number of WriteLineReq MSHR hits 166911103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 39535 # number of LoadLockedReq MSHR hits 167011103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 39535 # number of LoadLockedReq MSHR hits 167111103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 40 # number of StoreCondReq MSHR hits 167211103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_hits::total 40 # number of StoreCondReq MSHR hits 167311103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_hits::cpu1.data 1274113 # number of demand (read+write) MSHR hits 167411103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_hits::total 1274113 # number of demand (read+write) MSHR hits 167511103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_hits::cpu1.data 1274113 # number of overall MSHR hits 167611103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_hits::total 1274113 # number of overall MSHR hits 167711103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2812150 # number of ReadReq MSHR misses 167811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_misses::total 2812150 # number of ReadReq MSHR misses 167911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1286213 # number of WriteReq MSHR misses 168011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_misses::total 1286213 # number of WriteReq MSHR misses 168111103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 634154 # number of SoftPFReq MSHR misses 168211103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_mshr_misses::total 634154 # number of SoftPFReq MSHR misses 168311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data 446212 # number of WriteLineReq MSHR misses 168411103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_misses::total 446212 # number of WriteLineReq MSHR misses 168511103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 115945 # number of LoadLockedReq MSHR misses 168611103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 115945 # number of LoadLockedReq MSHR misses 168711103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 187608 # number of StoreCondReq MSHR misses 168811103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_misses::total 187608 # number of StoreCondReq MSHR misses 168911103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_misses::cpu1.data 4098363 # number of demand (read+write) MSHR misses 169011103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_misses::total 4098363 # number of demand (read+write) MSHR misses 169111103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_misses::cpu1.data 4732517 # number of overall MSHR misses 169211103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_misses::total 4732517 # number of overall MSHR misses 169311103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 5214 # number of ReadReq MSHR uncacheable 169411103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 5214 # number of ReadReq MSHR uncacheable 169511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 5003 # number of WriteReq MSHR uncacheable 169611103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 5003 # number of WriteReq MSHR uncacheable 169711103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 10217 # number of overall MSHR uncacheable misses 169811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 10217 # number of overall MSHR uncacheable misses 169911103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 37676406000 # number of ReadReq MSHR miss cycles 170011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 37676406000 # number of ReadReq MSHR miss cycles 170111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 20748839500 # number of WriteReq MSHR miss cycles 170211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 20748839500 # number of WriteReq MSHR miss cycles 170311103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 13118141500 # number of SoftPFReq MSHR miss cycles 170411103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 13118141500 # number of SoftPFReq MSHR miss cycles 170511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 12673625000 # number of WriteLineReq MSHR miss cycles 170611103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 12673625000 # number of WriteLineReq MSHR miss cycles 170711103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1579299000 # number of LoadLockedReq MSHR miss cycles 170811103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1579299000 # number of LoadLockedReq MSHR miss cycles 170911103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3766730000 # number of StoreCondReq MSHR miss cycles 171011103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3766730000 # number of StoreCondReq MSHR miss cycles 171111103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 3027000 # number of StoreCondFailReq MSHR miss cycles 171211103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 3027000 # number of StoreCondFailReq MSHR miss cycles 171311103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 58425245500 # number of demand (read+write) MSHR miss cycles 171411103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_latency::total 58425245500 # number of demand (read+write) MSHR miss cycles 171511103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 71543387000 # number of overall MSHR miss cycles 171611103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_latency::total 71543387000 # number of overall MSHR miss cycles 171711103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 574067000 # number of ReadReq MSHR uncacheable cycles 171811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 574067000 # number of ReadReq MSHR uncacheable cycles 171911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 612660500 # number of WriteReq MSHR uncacheable cycles 172011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 612660500 # number of WriteReq MSHR uncacheable cycles 172111103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1186727500 # number of overall MSHR uncacheable cycles 172211103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 1186727500 # number of overall MSHR uncacheable cycles 172311103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036614 # mshr miss rate for ReadReq accesses 172411103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036614 # mshr miss rate for ReadReq accesses 172511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018705 # mshr miss rate for WriteReq accesses 172611103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018705 # mshr miss rate for WriteReq accesses 172711103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.744532 # mshr miss rate for SoftPFReq accesses 172811103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.744532 # mshr miss rate for SoftPFReq accesses 172911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.795071 # mshr miss rate for WriteLineReq accesses 173011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::total 0.795071 # mshr miss rate for WriteLineReq accesses 173111103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.063648 # mshr miss rate for LoadLockedReq accesses 173211103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.063648 # mshr miss rate for LoadLockedReq accesses 173311103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.103082 # mshr miss rate for StoreCondReq accesses 173411103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.103082 # mshr miss rate for StoreCondReq accesses 173511103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.028155 # mshr miss rate for demand accesses 173611103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_rate::total 0.028155 # mshr miss rate for demand accesses 173711103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.032322 # mshr miss rate for overall accesses 173811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_rate::total 0.032322 # mshr miss rate for overall accesses 173911103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13397.722739 # average ReadReq mshr miss latency 174011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13397.722739 # average ReadReq mshr miss latency 174111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16131.728959 # average WriteReq mshr miss latency 174211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16131.728959 # average WriteReq mshr miss latency 174311103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 20686.050234 # average SoftPFReq mshr miss latency 174411103Snilay@cs.wisc.edusystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20686.050234 # average SoftPFReq mshr miss latency 174511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 28402.698717 # average WriteLineReq mshr miss latency 174611103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 28402.698717 # average WriteLineReq mshr miss latency 174711103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13621.104834 # average LoadLockedReq mshr miss latency 174811103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13621.104834 # average LoadLockedReq mshr miss latency 174911103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 20077.661933 # average StoreCondReq mshr miss latency 175011103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20077.661933 # average StoreCondReq mshr miss latency 175110636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 175210585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 175311103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14255.751748 # average overall mshr miss latency 175411103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 14255.751748 # average overall mshr miss latency 175511103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15117.407291 # average overall mshr miss latency 175611103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 15117.407291 # average overall mshr miss latency 175711103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 110101.074031 # average ReadReq mshr uncacheable latency 175811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 110101.074031 # average ReadReq mshr uncacheable latency 175911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 122458.624825 # average WriteReq mshr uncacheable latency 176011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 122458.624825 # average WriteReq mshr uncacheable latency 176111103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 116152.246256 # average overall mshr uncacheable latency 176211103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 116152.246256 # average overall mshr uncacheable latency 176310585Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 176411103Snilay@cs.wisc.edusystem.cpu1.icache.tags.replacements 8492244 # number of replacements 176511103Snilay@cs.wisc.edusystem.cpu1.icache.tags.tagsinuse 506.981743 # Cycle average of tags in use 176611103Snilay@cs.wisc.edusystem.cpu1.icache.tags.total_refs 217573051 # Total number of references to valid blocks. 176711103Snilay@cs.wisc.edusystem.cpu1.icache.tags.sampled_refs 8492756 # Sample count of references to valid blocks. 176811103Snilay@cs.wisc.edusystem.cpu1.icache.tags.avg_refs 25.618663 # Average number of references to valid blocks. 176911103Snilay@cs.wisc.edusystem.cpu1.icache.tags.warmup_cycle 8375822912000 # Cycle when the warmup percentage was hit. 177011103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_blocks::cpu1.inst 506.981743 # Average occupied blocks per requestor 177111103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.990199 # Average percentage of cache occupancy 177211103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_percent::total 0.990199 # Average percentage of cache occupancy 177310585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 177411103Snilay@cs.wisc.edusystem.cpu1.icache.tags.age_task_id_blocks_1024::0 221 # Occupied blocks per task id 177511103Snilay@cs.wisc.edusystem.cpu1.icache.tags.age_task_id_blocks_1024::1 266 # Occupied blocks per task id 177611103Snilay@cs.wisc.edusystem.cpu1.icache.tags.age_task_id_blocks_1024::2 25 # Occupied blocks per task id 177710585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 177811103Snilay@cs.wisc.edusystem.cpu1.icache.tags.tag_accesses 460624372 # Number of tag accesses 177911103Snilay@cs.wisc.edusystem.cpu1.icache.tags.data_accesses 460624372 # Number of data accesses 178011103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_hits::cpu1.inst 217573051 # number of ReadReq hits 178111103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_hits::total 217573051 # number of ReadReq hits 178211103Snilay@cs.wisc.edusystem.cpu1.icache.demand_hits::cpu1.inst 217573051 # number of demand (read+write) hits 178311103Snilay@cs.wisc.edusystem.cpu1.icache.demand_hits::total 217573051 # number of demand (read+write) hits 178411103Snilay@cs.wisc.edusystem.cpu1.icache.overall_hits::cpu1.inst 217573051 # number of overall hits 178511103Snilay@cs.wisc.edusystem.cpu1.icache.overall_hits::total 217573051 # number of overall hits 178611103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_misses::cpu1.inst 8492757 # number of ReadReq misses 178711103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_misses::total 8492757 # number of ReadReq misses 178811103Snilay@cs.wisc.edusystem.cpu1.icache.demand_misses::cpu1.inst 8492757 # number of demand (read+write) misses 178911103Snilay@cs.wisc.edusystem.cpu1.icache.demand_misses::total 8492757 # number of demand (read+write) misses 179011103Snilay@cs.wisc.edusystem.cpu1.icache.overall_misses::cpu1.inst 8492757 # number of overall misses 179111103Snilay@cs.wisc.edusystem.cpu1.icache.overall_misses::total 8492757 # number of overall misses 179211103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 83328642500 # number of ReadReq miss cycles 179311103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_latency::total 83328642500 # number of ReadReq miss cycles 179411103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_latency::cpu1.inst 83328642500 # number of demand (read+write) miss cycles 179511103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_latency::total 83328642500 # number of demand (read+write) miss cycles 179611103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_latency::cpu1.inst 83328642500 # number of overall miss cycles 179711103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_latency::total 83328642500 # number of overall miss cycles 179811103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_accesses::cpu1.inst 226065808 # number of ReadReq accesses(hits+misses) 179911103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_accesses::total 226065808 # number of ReadReq accesses(hits+misses) 180011103Snilay@cs.wisc.edusystem.cpu1.icache.demand_accesses::cpu1.inst 226065808 # number of demand (read+write) accesses 180111103Snilay@cs.wisc.edusystem.cpu1.icache.demand_accesses::total 226065808 # number of demand (read+write) accesses 180211103Snilay@cs.wisc.edusystem.cpu1.icache.overall_accesses::cpu1.inst 226065808 # number of overall (read+write) accesses 180311103Snilay@cs.wisc.edusystem.cpu1.icache.overall_accesses::total 226065808 # number of overall (read+write) accesses 180411103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.037568 # miss rate for ReadReq accesses 180511103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_rate::total 0.037568 # miss rate for ReadReq accesses 180611103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.037568 # miss rate for demand accesses 180711103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_rate::total 0.037568 # miss rate for demand accesses 180811103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.037568 # miss rate for overall accesses 180911103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_rate::total 0.037568 # miss rate for overall accesses 181011103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 9811.730455 # average ReadReq miss latency 181111103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_miss_latency::total 9811.730455 # average ReadReq miss latency 181211103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 9811.730455 # average overall miss latency 181311103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_miss_latency::total 9811.730455 # average overall miss latency 181411103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 9811.730455 # average overall miss latency 181511103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_miss_latency::total 9811.730455 # average overall miss latency 181610585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 181710585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 181810585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 181910585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 182010585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 182110585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 182210585Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 182310585Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 182411103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 8492757 # number of ReadReq MSHR misses 182511103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_misses::total 8492757 # number of ReadReq MSHR misses 182611103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_misses::cpu1.inst 8492757 # number of demand (read+write) MSHR misses 182711103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_misses::total 8492757 # number of demand (read+write) MSHR misses 182811103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_misses::cpu1.inst 8492757 # number of overall MSHR misses 182911103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_misses::total 8492757 # number of overall MSHR misses 183010892Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 183110892Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 93 # number of ReadReq MSHR uncacheable 183210892Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 183310892Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 93 # number of overall MSHR uncacheable misses 183411103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 79082264500 # number of ReadReq MSHR miss cycles 183511103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_latency::total 79082264500 # number of ReadReq MSHR miss cycles 183611103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 79082264500 # number of demand (read+write) MSHR miss cycles 183711103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_latency::total 79082264500 # number of demand (read+write) MSHR miss cycles 183811103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 79082264500 # number of overall MSHR miss cycles 183911103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_latency::total 79082264500 # number of overall MSHR miss cycles 184011103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8371000 # number of ReadReq MSHR uncacheable cycles 184111103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8371000 # number of ReadReq MSHR uncacheable cycles 184211103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8371000 # number of overall MSHR uncacheable cycles 184311103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_uncacheable_latency::total 8371000 # number of overall MSHR uncacheable cycles 184411103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.037568 # mshr miss rate for ReadReq accesses 184511103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.037568 # mshr miss rate for ReadReq accesses 184611103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.037568 # mshr miss rate for demand accesses 184711103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_rate::total 0.037568 # mshr miss rate for demand accesses 184811103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.037568 # mshr miss rate for overall accesses 184911103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_rate::total 0.037568 # mshr miss rate for overall accesses 185011103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 9311.730513 # average ReadReq mshr miss latency 185111103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 9311.730513 # average ReadReq mshr miss latency 185211103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 9311.730513 # average overall mshr miss latency 185311103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_mshr_miss_latency::total 9311.730513 # average overall mshr miss latency 185411103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 9311.730513 # average overall mshr miss latency 185511103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_mshr_miss_latency::total 9311.730513 # average overall mshr miss latency 185611103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 90010.752688 # average ReadReq mshr uncacheable latency 185711103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 90010.752688 # average ReadReq mshr uncacheable latency 185811103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 90010.752688 # average overall mshr uncacheable latency 185911103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 90010.752688 # average overall mshr uncacheable latency 186010585Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 186111103Snilay@cs.wisc.edusystem.cpu1.l2cache.prefetcher.num_hwpf_issued 6929819 # number of hwpf issued 186211103Snilay@cs.wisc.edusystem.cpu1.l2cache.prefetcher.pfIdentified 6929951 # number of prefetch candidates identified 186311103Snilay@cs.wisc.edusystem.cpu1.l2cache.prefetcher.pfBufferHit 118 # number of redundant prefetches already in prefetch queue 186410628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 186510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 186611103Snilay@cs.wisc.edusystem.cpu1.l2cache.prefetcher.pfSpanPage 828225 # number of prefetches not generated due to page crossing 186711103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.replacements 2217454 # number of replacements 186811103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.tagsinuse 13495.655652 # Cycle average of tags in use 186911103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.total_refs 24120573 # Total number of references to valid blocks. 187011103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.sampled_refs 2233034 # Sample count of references to valid blocks. 187111103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.avg_refs 10.801704 # Average number of references to valid blocks. 187211103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.warmup_cycle 10014360255000 # Cycle when the warmup percentage was hit. 187311103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_blocks::writebacks 5089.747096 # Average occupied blocks per requestor 187411103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 72.528183 # Average occupied blocks per requestor 187511103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 67.846494 # Average occupied blocks per requestor 187611103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_blocks::cpu1.inst 3761.982865 # Average occupied blocks per requestor 187711103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_blocks::cpu1.data 3615.755476 # Average occupied blocks per requestor 187811103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 887.795537 # Average occupied blocks per requestor 187911103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_percent::writebacks 0.310654 # Average percentage of cache occupancy 188011103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.004427 # Average percentage of cache occupancy 188111103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.004141 # Average percentage of cache occupancy 188211103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.229613 # Average percentage of cache occupancy 188311103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_percent::cpu1.data 0.220688 # Average percentage of cache occupancy 188411103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.054187 # Average percentage of cache occupancy 188511103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_percent::total 0.823709 # Average percentage of cache occupancy 188611103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 1264 # Occupied blocks per task id 188711103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 84 # Occupied blocks per task id 188811103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14232 # Occupied blocks per task id 188911103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1022::1 8 # Occupied blocks per task id 189011103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 220 # Occupied blocks per task id 189111103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 713 # Occupied blocks per task id 189211103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 323 # Occupied blocks per task id 189311103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1023::1 2 # Occupied blocks per task id 189411103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 63 # Occupied blocks per task id 189511103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 12 # Occupied blocks per task id 189611103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 7 # Occupied blocks per task id 189711103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id 189811103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 333 # Occupied blocks per task id 189911103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 5272 # Occupied blocks per task id 190011103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 5785 # Occupied blocks per task id 190111103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 2792 # Occupied blocks per task id 190211103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.077148 # Percentage of cache occupancy per task id 190311103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.005127 # Percentage of cache occupancy per task id 190411103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.868652 # Percentage of cache occupancy per task id 190511103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.tag_accesses 454838713 # Number of tag accesses 190611103Snilay@cs.wisc.edusystem.cpu1.l2cache.tags.data_accesses 454838713 # Number of data accesses 190711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 490664 # number of ReadReq hits 190811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 168334 # number of ReadReq hits 190911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_hits::total 658998 # number of ReadReq hits 191011103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_hits::writebacks 3232300 # number of Writeback hits 191111103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_hits::total 3232300 # number of Writeback hits 191211103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 70185 # number of UpgradeReq hits 191311103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_hits::total 70185 # number of UpgradeReq hits 191411103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 33315 # number of SCUpgradeReq hits 191511103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_hits::total 33315 # number of SCUpgradeReq hits 191611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 851172 # number of ReadExReq hits 191711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_hits::total 851172 # number of ReadExReq hits 191811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 7787132 # number of ReadCleanReq hits 191911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_hits::total 7787132 # number of ReadCleanReq hits 192011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 2622380 # number of ReadSharedReq hits 192111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_hits::total 2622380 # number of ReadSharedReq hits 192211103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_hits::cpu1.data 211432 # number of InvalidateReq hits 192311103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_hits::total 211432 # number of InvalidateReq hits 192411103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 490664 # number of demand (read+write) hits 192511103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 168334 # number of demand (read+write) hits 192611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_hits::cpu1.inst 7787132 # number of demand (read+write) hits 192711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_hits::cpu1.data 3473552 # number of demand (read+write) hits 192811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_hits::total 11919682 # number of demand (read+write) hits 192911103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 490664 # number of overall hits 193011103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 168334 # number of overall hits 193111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_hits::cpu1.inst 7787132 # number of overall hits 193211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_hits::cpu1.data 3473552 # number of overall hits 193311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_hits::total 11919682 # number of overall hits 193411103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 11999 # number of ReadReq misses 193511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 9044 # number of ReadReq misses 193611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_misses::total 21043 # number of ReadReq misses 193711103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_misses::writebacks 2 # number of Writeback misses 193811103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_misses::total 2 # number of Writeback misses 193911103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 130491 # number of UpgradeReq misses 194011103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_misses::total 130491 # number of UpgradeReq misses 194111103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 154287 # number of SCUpgradeReq misses 194211103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_misses::total 154287 # number of SCUpgradeReq misses 194310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 6 # number of SCUpgradeFailReq misses 194410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses 194511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 236022 # number of ReadExReq misses 194611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_misses::total 236022 # number of ReadExReq misses 194711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 705624 # number of ReadCleanReq misses 194811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_misses::total 705624 # number of ReadCleanReq misses 194911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 939588 # number of ReadSharedReq misses 195011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_misses::total 939588 # number of ReadSharedReq misses 195111103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_misses::cpu1.data 233719 # number of InvalidateReq misses 195211103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_misses::total 233719 # number of InvalidateReq misses 195311103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 11999 # number of demand (read+write) misses 195411103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 9044 # number of demand (read+write) misses 195511103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_misses::cpu1.inst 705624 # number of demand (read+write) misses 195611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_misses::cpu1.data 1175610 # number of demand (read+write) misses 195711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_misses::total 1902277 # number of demand (read+write) misses 195811103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 11999 # number of overall misses 195911103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 9044 # number of overall misses 196011103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_misses::cpu1.inst 705624 # number of overall misses 196111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_misses::cpu1.data 1175610 # number of overall misses 196211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_misses::total 1902277 # number of overall misses 196311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 460284000 # number of ReadReq miss cycles 196411103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 375161500 # number of ReadReq miss cycles 196511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_miss_latency::total 835445500 # number of ReadReq miss cycles 196611103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 2824238500 # number of UpgradeReq miss cycles 196711103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_miss_latency::total 2824238500 # number of UpgradeReq miss cycles 196811103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3183877499 # number of SCUpgradeReq miss cycles 196911103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3183877499 # number of SCUpgradeReq miss cycles 197011103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2927500 # number of SCUpgradeFailReq miss cycles 197111103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2927500 # number of SCUpgradeFailReq miss cycles 197211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 9419253499 # number of ReadExReq miss cycles 197311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_miss_latency::total 9419253499 # number of ReadExReq miss cycles 197411103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 19920417000 # number of ReadCleanReq miss cycles 197511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_miss_latency::total 19920417000 # number of ReadCleanReq miss cycles 197611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 29851836990 # number of ReadSharedReq miss cycles 197711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_miss_latency::total 29851836990 # number of ReadSharedReq miss cycles 197811103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data 10546903000 # number of InvalidateReq miss cycles 197911103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_miss_latency::total 10546903000 # number of InvalidateReq miss cycles 198011103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 460284000 # number of demand (read+write) miss cycles 198111103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 375161500 # number of demand (read+write) miss cycles 198211103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 19920417000 # number of demand (read+write) miss cycles 198311103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_latency::cpu1.data 39271090489 # number of demand (read+write) miss cycles 198411103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_latency::total 60026952989 # number of demand (read+write) miss cycles 198511103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 460284000 # number of overall miss cycles 198611103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 375161500 # number of overall miss cycles 198711103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 19920417000 # number of overall miss cycles 198811103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_latency::cpu1.data 39271090489 # number of overall miss cycles 198911103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_latency::total 60026952989 # number of overall miss cycles 199011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 502663 # number of ReadReq accesses(hits+misses) 199111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 177378 # number of ReadReq accesses(hits+misses) 199211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_accesses::total 680041 # number of ReadReq accesses(hits+misses) 199311103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_accesses::writebacks 3232302 # number of Writeback accesses(hits+misses) 199411103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_accesses::total 3232302 # number of Writeback accesses(hits+misses) 199511103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 200676 # number of UpgradeReq accesses(hits+misses) 199611103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_accesses::total 200676 # number of UpgradeReq accesses(hits+misses) 199711103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 187602 # number of SCUpgradeReq accesses(hits+misses) 199811103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_accesses::total 187602 # number of SCUpgradeReq accesses(hits+misses) 199910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 6 # number of SCUpgradeFailReq accesses(hits+misses) 200010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses) 200111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1087194 # number of ReadExReq accesses(hits+misses) 200211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_accesses::total 1087194 # number of ReadExReq accesses(hits+misses) 200311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 8492756 # number of ReadCleanReq accesses(hits+misses) 200411103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_accesses::total 8492756 # number of ReadCleanReq accesses(hits+misses) 200511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 3561968 # number of ReadSharedReq accesses(hits+misses) 200611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_accesses::total 3561968 # number of ReadSharedReq accesses(hits+misses) 200711103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_accesses::cpu1.data 445151 # number of InvalidateReq accesses(hits+misses) 200811103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_accesses::total 445151 # number of InvalidateReq accesses(hits+misses) 200911103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 502663 # number of demand (read+write) accesses 201011103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 177378 # number of demand (read+write) accesses 201111103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_accesses::cpu1.inst 8492756 # number of demand (read+write) accesses 201211103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_accesses::cpu1.data 4649162 # number of demand (read+write) accesses 201311103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_accesses::total 13821959 # number of demand (read+write) accesses 201411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 502663 # number of overall (read+write) accesses 201511103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 177378 # number of overall (read+write) accesses 201611103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_accesses::cpu1.inst 8492756 # number of overall (read+write) accesses 201711103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_accesses::cpu1.data 4649162 # number of overall (read+write) accesses 201811103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_accesses::total 13821959 # number of overall (read+write) accesses 201911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.023871 # miss rate for ReadReq accesses 202011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.050987 # miss rate for ReadReq accesses 202111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_miss_rate::total 0.030944 # miss rate for ReadReq accesses 202211103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_miss_rate::writebacks 0.000001 # miss rate for Writeback accesses 202311103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_miss_rate::total 0.000001 # miss rate for Writeback accesses 202411103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.650257 # miss rate for UpgradeReq accesses 202511103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.650257 # miss rate for UpgradeReq accesses 202611103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.822417 # miss rate for SCUpgradeReq accesses 202711103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.822417 # miss rate for SCUpgradeReq accesses 202810636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 202910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 203011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.217093 # miss rate for ReadExReq accesses 203111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.217093 # miss rate for ReadExReq accesses 203211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.083085 # miss rate for ReadCleanReq accesses 203311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.083085 # miss rate for ReadCleanReq accesses 203411103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.263783 # miss rate for ReadSharedReq accesses 203511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.263783 # miss rate for ReadSharedReq accesses 203611103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data 0.525033 # miss rate for InvalidateReq accesses 203711103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_miss_rate::total 0.525033 # miss rate for InvalidateReq accesses 203811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.023871 # miss rate for demand accesses 203911103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.050987 # miss rate for demand accesses 204011103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.083085 # miss rate for demand accesses 204111103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.252865 # miss rate for demand accesses 204211103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_miss_rate::total 0.137627 # miss rate for demand accesses 204311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.023871 # miss rate for overall accesses 204411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.050987 # miss rate for overall accesses 204511103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.083085 # miss rate for overall accesses 204611103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.252865 # miss rate for overall accesses 204711103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_miss_rate::total 0.137627 # miss rate for overall accesses 204811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 38360.196683 # average ReadReq miss latency 204911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 41481.811146 # average ReadReq miss latency 205011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 39701.824835 # average ReadReq miss latency 205111103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 21643.166962 # average UpgradeReq miss latency 205211103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 21643.166962 # average UpgradeReq miss latency 205311103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20636.071082 # average SCUpgradeReq miss latency 205411103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20636.071082 # average SCUpgradeReq miss latency 205511103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 487916.666667 # average SCUpgradeFailReq miss latency 205611103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 487916.666667 # average SCUpgradeFailReq miss latency 205711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 39908.370826 # average ReadExReq miss latency 205811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 39908.370826 # average ReadExReq miss latency 205911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 28230.923268 # average ReadCleanReq miss latency 206011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 28230.923268 # average ReadCleanReq miss latency 206111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 31771.198642 # average ReadSharedReq miss latency 206211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 31771.198642 # average ReadSharedReq miss latency 206311103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data 45126.425323 # average InvalidateReq miss latency 206411103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::total 45126.425323 # average InvalidateReq miss latency 206511103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 38360.196683 # average overall miss latency 206611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 41481.811146 # average overall miss latency 206711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 28230.923268 # average overall miss latency 206811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 33404.862573 # average overall miss latency 206911103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_miss_latency::total 31555.316596 # average overall miss latency 207011103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 38360.196683 # average overall miss latency 207111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 41481.811146 # average overall miss latency 207211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 28230.923268 # average overall miss latency 207311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 33404.862573 # average overall miss latency 207411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_miss_latency::total 31555.316596 # average overall miss latency 207510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 207610585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 207710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 207810585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 207910628Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 208010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 208110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 208210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 208311103Snilay@cs.wisc.edusystem.cpu1.l2cache.writebacks::writebacks 960235 # number of writebacks 208411103Snilay@cs.wisc.edusystem.cpu1.l2cache.writebacks::total 960235 # number of writebacks 208511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 3 # number of ReadReq MSHR hits 208611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits 208711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 6240 # number of ReadExReq MSHR hits 208811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_hits::total 6240 # number of ReadExReq MSHR hits 208911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst 1 # number of ReadCleanReq MSHR hits 209011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits 209111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 370 # number of ReadSharedReq MSHR hits 209211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_hits::total 370 # number of ReadSharedReq MSHR hits 209311103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data 4 # number of InvalidateReq MSHR hits 209411103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_hits::total 4 # number of InvalidateReq MSHR hits 209511103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 3 # number of demand (read+write) MSHR hits 209611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_hits::cpu1.inst 1 # number of demand (read+write) MSHR hits 209711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 6610 # number of demand (read+write) MSHR hits 209811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_hits::total 6614 # number of demand (read+write) MSHR hits 209911103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 3 # number of overall MSHR hits 210011103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_hits::cpu1.inst 1 # number of overall MSHR hits 210111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 6610 # number of overall MSHR hits 210211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_hits::total 6614 # number of overall MSHR hits 210311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 11999 # number of ReadReq MSHR misses 210411103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 9041 # number of ReadReq MSHR misses 210511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_misses::total 21040 # number of ReadReq MSHR misses 210611103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_mshr_misses::writebacks 2 # number of Writeback MSHR misses 210711103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_mshr_misses::total 2 # number of Writeback MSHR misses 210811103Snilay@cs.wisc.edusystem.cpu1.l2cache.CleanEvict_mshr_misses::writebacks 104712 # number of CleanEvict MSHR misses 210911103Snilay@cs.wisc.edusystem.cpu1.l2cache.CleanEvict_mshr_misses::total 104712 # number of CleanEvict MSHR misses 211011103Snilay@cs.wisc.edusystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 691959 # number of HardPFReq MSHR misses 211111103Snilay@cs.wisc.edusystem.cpu1.l2cache.HardPFReq_mshr_misses::total 691959 # number of HardPFReq MSHR misses 211211103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 130491 # number of UpgradeReq MSHR misses 211311103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 130491 # number of UpgradeReq MSHR misses 211411103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 154287 # number of SCUpgradeReq MSHR misses 211511103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 154287 # number of SCUpgradeReq MSHR misses 211610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 6 # number of SCUpgradeFailReq MSHR misses 211710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses 211811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 229782 # number of ReadExReq MSHR misses 211911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_misses::total 229782 # number of ReadExReq MSHR misses 212011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 705623 # number of ReadCleanReq MSHR misses 212111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_misses::total 705623 # number of ReadCleanReq MSHR misses 212211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 939218 # number of ReadSharedReq MSHR misses 212311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_misses::total 939218 # number of ReadSharedReq MSHR misses 212411103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data 233715 # number of InvalidateReq MSHR misses 212511103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_misses::total 233715 # number of InvalidateReq MSHR misses 212611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 11999 # number of demand (read+write) MSHR misses 212711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 9041 # number of demand (read+write) MSHR misses 212811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 705623 # number of demand (read+write) MSHR misses 212911103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1169000 # number of demand (read+write) MSHR misses 213011103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_misses::total 1895663 # number of demand (read+write) MSHR misses 213111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 11999 # number of overall MSHR misses 213211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 9041 # number of overall MSHR misses 213311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 705623 # number of overall MSHR misses 213411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1169000 # number of overall MSHR misses 213511103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 691959 # number of overall MSHR misses 213611103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_misses::total 2587622 # number of overall MSHR misses 213710892Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 213811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 5214 # number of ReadReq MSHR uncacheable 213911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 5307 # number of ReadReq MSHR uncacheable 214011103Snilay@cs.wisc.edusystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 5003 # number of WriteReq MSHR uncacheable 214111103Snilay@cs.wisc.edusystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 5003 # number of WriteReq MSHR uncacheable 214210892Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 214311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 10217 # number of overall MSHR uncacheable misses 214411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 10310 # number of overall MSHR uncacheable misses 214511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 388290000 # number of ReadReq MSHR miss cycles 214611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 320879500 # number of ReadReq MSHR miss cycles 214711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 709169500 # number of ReadReq MSHR miss cycles 214811103Snilay@cs.wisc.edusystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 28798715692 # number of HardPFReq MSHR miss cycles 214911103Snilay@cs.wisc.edusystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 28798715692 # number of HardPFReq MSHR miss cycles 215011103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 2619056498 # number of UpgradeReq MSHR miss cycles 215111103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 2619056498 # number of UpgradeReq MSHR miss cycles 215211103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2341678999 # number of SCUpgradeReq MSHR miss cycles 215311103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2341678999 # number of SCUpgradeReq MSHR miss cycles 215411103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 2531500 # number of SCUpgradeFailReq MSHR miss cycles 215511103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2531500 # number of SCUpgradeFailReq MSHR miss cycles 215611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 7275794499 # number of ReadExReq MSHR miss cycles 215711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 7275794499 # number of ReadExReq MSHR miss cycles 215811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 15686656500 # number of ReadCleanReq MSHR miss cycles 215911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 15686656500 # number of ReadCleanReq MSHR miss cycles 216011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 24180303490 # number of ReadSharedReq MSHR miss cycles 216111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 24180303490 # number of ReadSharedReq MSHR miss cycles 216211103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data 9143886000 # number of InvalidateReq MSHR miss cycles 216311103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total 9143886000 # number of InvalidateReq MSHR miss cycles 216411103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 388290000 # number of demand (read+write) MSHR miss cycles 216511103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 320879500 # number of demand (read+write) MSHR miss cycles 216611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 15686656500 # number of demand (read+write) MSHR miss cycles 216711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 31456097989 # number of demand (read+write) MSHR miss cycles 216811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_latency::total 47851923989 # number of demand (read+write) MSHR miss cycles 216911103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 388290000 # number of overall MSHR miss cycles 217011103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 320879500 # number of overall MSHR miss cycles 217111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 15686656500 # number of overall MSHR miss cycles 217211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 31456097989 # number of overall MSHR miss cycles 217311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 28798715692 # number of overall MSHR miss cycles 217411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_latency::total 76650639681 # number of overall MSHR miss cycles 217511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7627000 # number of ReadReq MSHR uncacheable cycles 217611103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 532300500 # number of ReadReq MSHR uncacheable cycles 217711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 539927500 # number of ReadReq MSHR uncacheable cycles 217811103Snilay@cs.wisc.edusystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 575129000 # number of WriteReq MSHR uncacheable cycles 217911103Snilay@cs.wisc.edusystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 575129000 # number of WriteReq MSHR uncacheable cycles 218011103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 7627000 # number of overall MSHR uncacheable cycles 218111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1107429500 # number of overall MSHR uncacheable cycles 218211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1115056500 # number of overall MSHR uncacheable cycles 218311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.023871 # mshr miss rate for ReadReq accesses 218411103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.050970 # mshr miss rate for ReadReq accesses 218511103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.030939 # mshr miss rate for ReadReq accesses 218611103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_mshr_miss_rate::writebacks 0.000001 # mshr miss rate for Writeback accesses 218711103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_mshr_miss_rate::total 0.000001 # mshr miss rate for Writeback accesses 218810892Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 218910892Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 219010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 219110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 219211103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.650257 # mshr miss rate for UpgradeReq accesses 219311103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.650257 # mshr miss rate for UpgradeReq accesses 219411103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.822417 # mshr miss rate for SCUpgradeReq accesses 219511103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.822417 # mshr miss rate for SCUpgradeReq accesses 219610636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 219710585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 219811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.211353 # mshr miss rate for ReadExReq accesses 219911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.211353 # mshr miss rate for ReadExReq accesses 220011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.083085 # mshr miss rate for ReadCleanReq accesses 220111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.083085 # mshr miss rate for ReadCleanReq accesses 220211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.263680 # mshr miss rate for ReadSharedReq accesses 220311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.263680 # mshr miss rate for ReadSharedReq accesses 220411103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data 0.525024 # mshr miss rate for InvalidateReq accesses 220511103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total 0.525024 # mshr miss rate for InvalidateReq accesses 220611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.023871 # mshr miss rate for demand accesses 220711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.050970 # mshr miss rate for demand accesses 220811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.083085 # mshr miss rate for demand accesses 220911103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.251443 # mshr miss rate for demand accesses 221011103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.137149 # mshr miss rate for demand accesses 221111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.023871 # mshr miss rate for overall accesses 221211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.050970 # mshr miss rate for overall accesses 221311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.083085 # mshr miss rate for overall accesses 221411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.251443 # mshr miss rate for overall accesses 221510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 221611103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.187211 # mshr miss rate for overall accesses 221711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 32360.196683 # average ReadReq mshr miss latency 221811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 35491.593850 # average ReadReq mshr miss latency 221911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 33705.774715 # average ReadReq mshr miss latency 222011103Snilay@cs.wisc.edusystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 41619.107045 # average HardPFReq mshr miss latency 222111103Snilay@cs.wisc.edusystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 41619.107045 # average HardPFReq mshr miss latency 222211103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20070.782644 # average UpgradeReq mshr miss latency 222311103Snilay@cs.wisc.edusystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20070.782644 # average UpgradeReq mshr miss latency 222411103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15177.422589 # average SCUpgradeReq mshr miss latency 222511103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15177.422589 # average SCUpgradeReq mshr miss latency 222611103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 421916.666667 # average SCUpgradeFailReq mshr miss latency 222711103Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 421916.666667 # average SCUpgradeFailReq mshr miss latency 222811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 31663.900997 # average ReadExReq mshr miss latency 222911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 31663.900997 # average ReadExReq mshr miss latency 223011103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 22230.931390 # average ReadCleanReq mshr miss latency 223111103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 22230.931390 # average ReadCleanReq mshr miss latency 223211103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 25745.144886 # average ReadSharedReq mshr miss latency 223311103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 25745.144886 # average ReadSharedReq mshr miss latency 223411103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 39124.087029 # average InvalidateReq mshr miss latency 223511103Snilay@cs.wisc.edusystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 39124.087029 # average InvalidateReq mshr miss latency 223611103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 32360.196683 # average overall mshr miss latency 223711103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 35491.593850 # average overall mshr miss latency 223811103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 22230.931390 # average overall mshr miss latency 223911103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 26908.552600 # average overall mshr miss latency 224011103Snilay@cs.wisc.edusystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 25242.843263 # average overall mshr miss latency 224111103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 32360.196683 # average overall mshr miss latency 224211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 35491.593850 # average overall mshr miss latency 224311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 22230.931390 # average overall mshr miss latency 224411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 26908.552600 # average overall mshr miss latency 224511103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 41619.107045 # average overall mshr miss latency 224611103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 29622.038954 # average overall mshr miss latency 224711103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 82010.752688 # average ReadReq mshr uncacheable latency 224811103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 102090.621404 # average ReadReq mshr uncacheable latency 224911103Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 101738.741285 # average ReadReq mshr uncacheable latency 225011103Snilay@cs.wisc.edusystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 114956.825904 # average WriteReq mshr uncacheable latency 225111103Snilay@cs.wisc.edusystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 114956.825904 # average WriteReq mshr uncacheable latency 225211103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 82010.752688 # average overall mshr uncacheable latency 225311103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 108390.868161 # average overall mshr uncacheable latency 225411103Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 108152.909796 # average overall mshr uncacheable latency 225510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 225611103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::ReadReq 900589 # Transaction distribution 225711103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::ReadResp 12966269 # Transaction distribution 225811103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::WriteReq 37855 # Transaction distribution 225911103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::WriteResp 5003 # Transaction distribution 226011103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::Writeback 6817398 # Transaction distribution 226111103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::CleanEvict 13255066 # Transaction distribution 226211103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::HardPFReq 909243 # Transaction distribution 226310944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFResp 2 # Transaction distribution 226411103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::UpgradeReq 440871 # Transaction distribution 226511103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 344666 # Transaction distribution 226611103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::UpgradeResp 456246 # Transaction distribution 226711103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 50 # Transaction distribution 226811103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 110 # Transaction distribution 226911103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::ReadExReq 1853750 # Transaction distribution 227011103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::ReadExResp 1095537 # Transaction distribution 227111103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::ReadCleanReq 8492756 # Transaction distribution 227211103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::ReadSharedReq 6090536 # Transaction distribution 227311103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::InvalidateReq 551879 # Transaction distribution 227411103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.trans_dist::InvalidateResp 445151 # Transaction distribution 227511103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 25476691 # Packet count per connected master and slave (bytes) 227611103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 16156139 # Packet count per connected master and slave (bytes) 227711103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 386266 # Packet count per connected master and slave (bytes) 227811103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1103974 # Packet count per connected master and slave (bytes) 227911103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_count::total 43123070 # Packet count per connected master and slave (bytes) 228011103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 543542336 # Cumulative packet size per connected master and slave (bytes) 228111103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 511133259 # Cumulative packet size per connected master and slave (bytes) 228211103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1419024 # Cumulative packet size per connected master and slave (bytes) 228311103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 4021304 # Cumulative packet size per connected master and slave (bytes) 228411103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.pkt_size::total 1060115923 # Cumulative packet size per connected master and slave (bytes) 228511103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoops 11712363 # Total snoops (count) 228611103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoop_fanout::samples 39696559 # Request fanout histogram 228711103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoop_fanout::mean 1.307834 # Request fanout histogram 228811103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoop_fanout::stdev 0.461597 # Request fanout histogram 228910585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 229010585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 229111103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoop_fanout::1 27476611 69.22% 69.22% # Request fanout histogram 229211103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoop_fanout::2 12219948 30.78% 100.00% # Request fanout histogram 229310585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 229410827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 229510827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 229611103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoop_fanout::total 39696559 # Request fanout histogram 229711103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.reqLayer0.occupancy 17378215985 # Layer occupancy (ticks) 229810585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 229911103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.snoopLayer0.occupancy 190636988 # Layer occupancy (ticks) 230010585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 230111103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.respLayer0.occupancy 12741161217 # Layer occupancy (ticks) 230210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 230311103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.respLayer1.occupancy 7401084853 # Layer occupancy (ticks) 230410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 230511103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.respLayer2.occupancy 208902970 # Layer occupancy (ticks) 230610585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 230711103Snilay@cs.wisc.edusystem.cpu1.toL2Bus.respLayer3.occupancy 601334453 # Layer occupancy (ticks) 230810585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 230911103Snilay@cs.wisc.edusystem.iobus.trans_dist::ReadReq 40366 # Transaction distribution 231011103Snilay@cs.wisc.edusystem.iobus.trans_dist::ReadResp 40366 # Transaction distribution 231111103Snilay@cs.wisc.edusystem.iobus.trans_dist::WriteReq 136635 # Transaction distribution 231211103Snilay@cs.wisc.edusystem.iobus.trans_dist::WriteResp 136635 # Transaction distribution 231311103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47764 # Packet count per connected master and slave (bytes) 231410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 231510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 231610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 231710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 231810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 231910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 232010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 232110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 232210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 232311103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes) 232410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 232510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 232610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 232710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 232811103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.bridge.master::total 122698 # Packet count per connected master and slave (bytes) 232911103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231224 # Packet count per connected master and slave (bytes) 233011103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.realview.ide.dma::total 231224 # Packet count per connected master and slave (bytes) 233110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 233210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 233311103Snilay@cs.wisc.edusystem.iobus.pkt_count::total 354002 # Packet count per connected master and slave (bytes) 233411103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47784 # Cumulative packet size per connected master and slave (bytes) 233510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 233610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 233710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 233810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 233910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 234010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 234110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 234210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 234310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 234411103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes) 234510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) 234610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 234710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) 234810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 234911103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.bridge.master::total 155805 # Cumulative packet size per connected master and slave (bytes) 235011103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7338912 # Cumulative packet size per connected master and slave (bytes) 235111103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.realview.ide.dma::total 7338912 # Cumulative packet size per connected master and slave (bytes) 235210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 235310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 235411103Snilay@cs.wisc.edusystem.iobus.pkt_size::total 7496803 # Cumulative packet size per connected master and slave (bytes) 235511103Snilay@cs.wisc.edusystem.iobus.reqLayer0.occupancy 36259000 # Layer occupancy (ticks) 235610585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 235710585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) 235810585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 235910585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks) 236010585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 236110585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks) 236210585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 236310585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 236410585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 236510585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 236610585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 236710585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) 236810585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 236910585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) 237010585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 237110585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks) 237210585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 237310585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) 237410585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 237511103Snilay@cs.wisc.edusystem.iobus.reqLayer23.occupancy 21986000 # Layer occupancy (ticks) 237610585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 237710585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) 237810585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 237910585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks) 238010585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 238110585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) 238210585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 238311103Snilay@cs.wisc.edusystem.iobus.reqLayer27.occupancy 569722386 # Layer occupancy (ticks) 238410585Sandreas.hansson@arm.comsystem.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 238510585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) 238610585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 238711103Snilay@cs.wisc.edusystem.iobus.respLayer0.occupancy 92794000 # Layer occupancy (ticks) 238810585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 238911103Snilay@cs.wisc.edusystem.iobus.respLayer3.occupancy 147920000 # Layer occupancy (ticks) 239010585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 239110892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 239210585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 239311103Snilay@cs.wisc.edusystem.iocache.tags.replacements 115594 # number of replacements 239411103Snilay@cs.wisc.edusystem.iocache.tags.tagsinuse 11.293777 # Cycle average of tags in use 239510585Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 239611103Snilay@cs.wisc.edusystem.iocache.tags.sampled_refs 115610 # Sample count of references to valid blocks. 239710585Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 239811103Snilay@cs.wisc.edusystem.iocache.tags.warmup_cycle 9174240356000 # Cycle when the warmup percentage was hit. 239911103Snilay@cs.wisc.edusystem.iocache.tags.occ_blocks::realview.ethernet 3.830924 # Average occupied blocks per requestor 240011103Snilay@cs.wisc.edusystem.iocache.tags.occ_blocks::realview.ide 7.462853 # Average occupied blocks per requestor 240111103Snilay@cs.wisc.edusystem.iocache.tags.occ_percent::realview.ethernet 0.239433 # Average percentage of cache occupancy 240211103Snilay@cs.wisc.edusystem.iocache.tags.occ_percent::realview.ide 0.466428 # Average percentage of cache occupancy 240311103Snilay@cs.wisc.edusystem.iocache.tags.occ_percent::total 0.705861 # Average percentage of cache occupancy 240410585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 240510827Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 240610585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 240711103Snilay@cs.wisc.edusystem.iocache.tags.tag_accesses 1040865 # Number of tag accesses 240811103Snilay@cs.wisc.edusystem.iocache.tags.data_accesses 1040865 # Number of data accesses 240910585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 241011103Snilay@cs.wisc.edusystem.iocache.ReadReq_misses::realview.ide 8884 # number of ReadReq misses 241111103Snilay@cs.wisc.edusystem.iocache.ReadReq_misses::total 8921 # number of ReadReq misses 241210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 241310585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 241411103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_misses::realview.ide 106728 # number of WriteLineReq misses 241511103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_misses::total 106728 # number of WriteLineReq misses 241610585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 241711103Snilay@cs.wisc.edusystem.iocache.demand_misses::realview.ide 8884 # number of demand (read+write) misses 241811103Snilay@cs.wisc.edusystem.iocache.demand_misses::total 8924 # number of demand (read+write) misses 241910585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 242011103Snilay@cs.wisc.edusystem.iocache.overall_misses::realview.ide 8884 # number of overall misses 242111103Snilay@cs.wisc.edusystem.iocache.overall_misses::total 8924 # number of overall misses 242210892Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5195000 # number of ReadReq miss cycles 242311103Snilay@cs.wisc.edusystem.iocache.ReadReq_miss_latency::realview.ide 1643383037 # number of ReadReq miss cycles 242411103Snilay@cs.wisc.edusystem.iocache.ReadReq_miss_latency::total 1648578037 # number of ReadReq miss cycles 242510726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 242610726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 242711103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_miss_latency::realview.ide 12626572349 # number of WriteLineReq miss cycles 242811103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_miss_latency::total 12626572349 # number of WriteLineReq miss cycles 242910892Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5564000 # number of demand (read+write) miss cycles 243011103Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::realview.ide 1643383037 # number of demand (read+write) miss cycles 243111103Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::total 1648947037 # number of demand (read+write) miss cycles 243210892Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5564000 # number of overall miss cycles 243311103Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::realview.ide 1643383037 # number of overall miss cycles 243411103Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::total 1648947037 # number of overall miss cycles 243510585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 243611103Snilay@cs.wisc.edusystem.iocache.ReadReq_accesses::realview.ide 8884 # number of ReadReq accesses(hits+misses) 243711103Snilay@cs.wisc.edusystem.iocache.ReadReq_accesses::total 8921 # number of ReadReq accesses(hits+misses) 243810585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 243910585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 244011103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_accesses::realview.ide 106728 # number of WriteLineReq accesses(hits+misses) 244111103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_accesses::total 106728 # number of WriteLineReq accesses(hits+misses) 244210585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 244311103Snilay@cs.wisc.edusystem.iocache.demand_accesses::realview.ide 8884 # number of demand (read+write) accesses 244411103Snilay@cs.wisc.edusystem.iocache.demand_accesses::total 8924 # number of demand (read+write) accesses 244510585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 244611103Snilay@cs.wisc.edusystem.iocache.overall_accesses::realview.ide 8884 # number of overall (read+write) accesses 244711103Snilay@cs.wisc.edusystem.iocache.overall_accesses::total 8924 # number of overall (read+write) accesses 244810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 244910585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 245010585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 245110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 245210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 245310892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 245410892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 245510585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 245610585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 245710585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 245810585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 245910585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 246010585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 246110892Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 140405.405405 # average ReadReq miss latency 246211103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_miss_latency::realview.ide 184982.331945 # average ReadReq miss latency 246311103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_miss_latency::total 184797.448380 # average ReadReq miss latency 246410726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 246510726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 246611103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 118306.089770 # average WriteLineReq miss latency 246711103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_miss_latency::total 118306.089770 # average WriteLineReq miss latency 246810892Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139100 # average overall miss latency 246911103Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::realview.ide 184982.331945 # average overall miss latency 247011103Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::total 184776.673801 # average overall miss latency 247110892Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139100 # average overall miss latency 247211103Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::realview.ide 184982.331945 # average overall miss latency 247311103Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::total 184776.673801 # average overall miss latency 247411103Snilay@cs.wisc.edusystem.iocache.blocked_cycles::no_mshrs 32047 # number of cycles access was blocked 247510585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 247611103Snilay@cs.wisc.edusystem.iocache.blocked::no_mshrs 3474 # number of cycles access was blocked 247710585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 247811103Snilay@cs.wisc.edusystem.iocache.avg_blocked_cycles::no_mshrs 9.224813 # average number of cycles each access was blocked 247910585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 248010585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 248110585Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 248211103Snilay@cs.wisc.edusystem.iocache.writebacks::writebacks 106695 # number of writebacks 248311103Snilay@cs.wisc.edusystem.iocache.writebacks::total 106695 # number of writebacks 248410585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 248511103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_misses::realview.ide 8884 # number of ReadReq MSHR misses 248611103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_misses::total 8921 # number of ReadReq MSHR misses 248710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 248810585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 248911103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_mshr_misses::realview.ide 106728 # number of WriteLineReq MSHR misses 249011103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_mshr_misses::total 106728 # number of WriteLineReq MSHR misses 249110585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 249211103Snilay@cs.wisc.edusystem.iocache.demand_mshr_misses::realview.ide 8884 # number of demand (read+write) MSHR misses 249311103Snilay@cs.wisc.edusystem.iocache.demand_mshr_misses::total 8924 # number of demand (read+write) MSHR misses 249410585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 249511103Snilay@cs.wisc.edusystem.iocache.overall_mshr_misses::realview.ide 8884 # number of overall MSHR misses 249611103Snilay@cs.wisc.edusystem.iocache.overall_mshr_misses::total 8924 # number of overall MSHR misses 249710892Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3345000 # number of ReadReq MSHR miss cycles 249811103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1199183037 # number of ReadReq MSHR miss cycles 249911103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_miss_latency::total 1202528037 # number of ReadReq MSHR miss cycles 250010892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 219000 # number of WriteReq MSHR miss cycles 250110892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 219000 # number of WriteReq MSHR miss cycles 250211103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 7290172349 # number of WriteLineReq MSHR miss cycles 250311103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_mshr_miss_latency::total 7290172349 # number of WriteLineReq MSHR miss cycles 250410892Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3564000 # number of demand (read+write) MSHR miss cycles 250511103Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::realview.ide 1199183037 # number of demand (read+write) MSHR miss cycles 250611103Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::total 1202747037 # number of demand (read+write) MSHR miss cycles 250710892Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3564000 # number of overall MSHR miss cycles 250811103Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::realview.ide 1199183037 # number of overall MSHR miss cycles 250911103Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::total 1202747037 # number of overall MSHR miss cycles 251010585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 251110585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 251210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 251310585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 251410585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 251510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 251610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 251710585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 251810585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 251910585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 252010585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 252110585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 252210585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 252310892Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90405.405405 # average ReadReq mshr miss latency 252411103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 134982.331945 # average ReadReq mshr miss latency 252511103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_mshr_miss_latency::total 134797.448380 # average ReadReq mshr miss latency 252610892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 73000 # average WriteReq mshr miss latency 252710892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 73000 # average WriteReq mshr miss latency 252811103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68306.089770 # average WriteLineReq mshr miss latency 252911103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 68306.089770 # average WriteLineReq mshr miss latency 253010892Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89100 # average overall mshr miss latency 253111103Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::realview.ide 134982.331945 # average overall mshr miss latency 253211103Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::total 134776.673801 # average overall mshr miss latency 253310892Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89100 # average overall mshr miss latency 253411103Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::realview.ide 134982.331945 # average overall mshr miss latency 253511103Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::total 134776.673801 # average overall mshr miss latency 253610585Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 253711103Snilay@cs.wisc.edusystem.l2c.tags.replacements 1417273 # number of replacements 253811103Snilay@cs.wisc.edusystem.l2c.tags.tagsinuse 63778.929439 # Cycle average of tags in use 253911103Snilay@cs.wisc.edusystem.l2c.tags.total_refs 6059487 # Total number of references to valid blocks. 254011103Snilay@cs.wisc.edusystem.l2c.tags.sampled_refs 1477461 # Sample count of references to valid blocks. 254111103Snilay@cs.wisc.edusystem.l2c.tags.avg_refs 4.101284 # Average number of references to valid blocks. 254210892Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 254311103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::writebacks 17721.105226 # Average occupied blocks per requestor 254411103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu0.dtb.walker 135.826880 # Average occupied blocks per requestor 254511103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu0.itb.walker 142.018903 # Average occupied blocks per requestor 254611103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu0.inst 5534.663770 # Average occupied blocks per requestor 254711103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu0.data 7879.546362 # Average occupied blocks per requestor 254811103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 8528.634482 # Average occupied blocks per requestor 254911103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu1.dtb.walker 234.293349 # Average occupied blocks per requestor 255011103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu1.itb.walker 288.797420 # Average occupied blocks per requestor 255111103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu1.inst 3403.637563 # Average occupied blocks per requestor 255211103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu1.data 8415.757562 # Average occupied blocks per requestor 255311103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 11494.647922 # Average occupied blocks per requestor 255411103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::writebacks 0.270403 # Average percentage of cache occupancy 255511103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.002073 # Average percentage of cache occupancy 255611103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu0.itb.walker 0.002167 # Average percentage of cache occupancy 255711103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu0.inst 0.084452 # Average percentage of cache occupancy 255811103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu0.data 0.120232 # Average percentage of cache occupancy 255911103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.130137 # Average percentage of cache occupancy 256011103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.003575 # Average percentage of cache occupancy 256111103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu1.itb.walker 0.004407 # Average percentage of cache occupancy 256211103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu1.inst 0.051935 # Average percentage of cache occupancy 256311103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu1.data 0.128414 # Average percentage of cache occupancy 256411103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.175394 # Average percentage of cache occupancy 256511103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::total 0.973189 # Average percentage of cache occupancy 256611103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_blocks::1022 9520 # Occupied blocks per task id 256711103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_blocks::1023 195 # Occupied blocks per task id 256811103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_blocks::1024 50473 # Occupied blocks per task id 256911103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1022::1 1 # Occupied blocks per task id 257011103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1022::2 59 # Occupied blocks per task id 257111103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1022::3 311 # Occupied blocks per task id 257211103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1022::4 9149 # Occupied blocks per task id 257311103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1023::4 195 # Occupied blocks per task id 257411103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id 257511103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::1 163 # Occupied blocks per task id 257611103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::2 1751 # Occupied blocks per task id 257711103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::3 5310 # Occupied blocks per task id 257811103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::4 43220 # Occupied blocks per task id 257911103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_percent::1022 0.145264 # Percentage of cache occupancy per task id 258011103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_percent::1023 0.002975 # Percentage of cache occupancy per task id 258111103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_percent::1024 0.770157 # Percentage of cache occupancy per task id 258211103Snilay@cs.wisc.edusystem.l2c.tags.tag_accesses 72899096 # Number of tag accesses 258311103Snilay@cs.wisc.edusystem.l2c.tags.data_accesses 72899096 # Number of data accesses 258411103Snilay@cs.wisc.edusystem.l2c.Writeback_hits::writebacks 2396145 # number of Writeback hits 258511103Snilay@cs.wisc.edusystem.l2c.Writeback_hits::total 2396145 # number of Writeback hits 258611103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_hits::cpu0.data 29304 # number of UpgradeReq hits 258711103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_hits::cpu1.data 31986 # number of UpgradeReq hits 258811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_hits::total 61290 # number of UpgradeReq hits 258911103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_hits::cpu0.data 6099 # number of SCUpgradeReq hits 259011103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_hits::cpu1.data 5707 # number of SCUpgradeReq hits 259111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_hits::total 11806 # number of SCUpgradeReq hits 259211103Snilay@cs.wisc.edusystem.l2c.ReadExReq_hits::cpu0.data 163881 # number of ReadExReq hits 259311103Snilay@cs.wisc.edusystem.l2c.ReadExReq_hits::cpu1.data 167785 # number of ReadExReq hits 259411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_hits::total 331666 # number of ReadExReq hits 259511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu0.dtb.walker 5962 # number of ReadSharedReq hits 259611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu0.itb.walker 3875 # number of ReadSharedReq hits 259711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu0.inst 733621 # number of ReadSharedReq hits 259811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu0.data 590091 # number of ReadSharedReq hits 259911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 312280 # number of ReadSharedReq hits 260011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu1.dtb.walker 6619 # number of ReadSharedReq hits 260111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu1.itb.walker 4964 # number of ReadSharedReq hits 260211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu1.inst 660183 # number of ReadSharedReq hits 260311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu1.data 546610 # number of ReadSharedReq hits 260411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 303770 # number of ReadSharedReq hits 260511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::total 3167975 # number of ReadSharedReq hits 260611103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu0.dtb.walker 5962 # number of demand (read+write) hits 260711103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu0.itb.walker 3875 # number of demand (read+write) hits 260811103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu0.inst 733621 # number of demand (read+write) hits 260911103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu0.data 753972 # number of demand (read+write) hits 261011103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu0.l2cache.prefetcher 312280 # number of demand (read+write) hits 261111103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu1.dtb.walker 6619 # number of demand (read+write) hits 261211103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu1.itb.walker 4964 # number of demand (read+write) hits 261311103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu1.inst 660183 # number of demand (read+write) hits 261411103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu1.data 714395 # number of demand (read+write) hits 261511103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu1.l2cache.prefetcher 303770 # number of demand (read+write) hits 261611103Snilay@cs.wisc.edusystem.l2c.demand_hits::total 3499641 # number of demand (read+write) hits 261711103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu0.dtb.walker 5962 # number of overall hits 261811103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu0.itb.walker 3875 # number of overall hits 261911103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu0.inst 733621 # number of overall hits 262011103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu0.data 753972 # number of overall hits 262111103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu0.l2cache.prefetcher 312280 # number of overall hits 262211103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu1.dtb.walker 6619 # number of overall hits 262311103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu1.itb.walker 4964 # number of overall hits 262411103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu1.inst 660183 # number of overall hits 262511103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu1.data 714395 # number of overall hits 262611103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu1.l2cache.prefetcher 303770 # number of overall hits 262711103Snilay@cs.wisc.edusystem.l2c.overall_hits::total 3499641 # number of overall hits 262811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_misses::cpu0.data 45221 # number of UpgradeReq misses 262911103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_misses::cpu1.data 40936 # number of UpgradeReq misses 263011103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_misses::total 86157 # number of UpgradeReq misses 263111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_misses::cpu0.data 9627 # number of SCUpgradeReq misses 263211103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_misses::cpu1.data 8295 # number of SCUpgradeReq misses 263311103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_misses::total 17922 # number of SCUpgradeReq misses 263411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_misses::cpu0.data 527041 # number of ReadExReq misses 263511103Snilay@cs.wisc.edusystem.l2c.ReadExReq_misses::cpu1.data 116613 # number of ReadExReq misses 263611103Snilay@cs.wisc.edusystem.l2c.ReadExReq_misses::total 643654 # number of ReadExReq misses 263711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu0.dtb.walker 1386 # number of ReadSharedReq misses 263811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu0.itb.walker 1120 # number of ReadSharedReq misses 263911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu0.inst 75246 # number of ReadSharedReq misses 264011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu0.data 138345 # number of ReadSharedReq misses 264111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 230447 # number of ReadSharedReq misses 264211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu1.dtb.walker 2412 # number of ReadSharedReq misses 264311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu1.itb.walker 2147 # number of ReadSharedReq misses 264411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu1.inst 45440 # number of ReadSharedReq misses 264511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu1.data 109170 # number of ReadSharedReq misses 264611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 198349 # number of ReadSharedReq misses 264711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::total 804062 # number of ReadSharedReq misses 264811103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu0.dtb.walker 1386 # number of demand (read+write) misses 264911103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu0.itb.walker 1120 # number of demand (read+write) misses 265011103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu0.inst 75246 # number of demand (read+write) misses 265111103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu0.data 665386 # number of demand (read+write) misses 265211103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu0.l2cache.prefetcher 230447 # number of demand (read+write) misses 265311103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu1.dtb.walker 2412 # number of demand (read+write) misses 265411103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu1.itb.walker 2147 # number of demand (read+write) misses 265511103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu1.inst 45440 # number of demand (read+write) misses 265611103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu1.data 225783 # number of demand (read+write) misses 265711103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu1.l2cache.prefetcher 198349 # number of demand (read+write) misses 265811103Snilay@cs.wisc.edusystem.l2c.demand_misses::total 1447716 # number of demand (read+write) misses 265911103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu0.dtb.walker 1386 # number of overall misses 266011103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu0.itb.walker 1120 # number of overall misses 266111103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu0.inst 75246 # number of overall misses 266211103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu0.data 665386 # number of overall misses 266311103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu0.l2cache.prefetcher 230447 # number of overall misses 266411103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu1.dtb.walker 2412 # number of overall misses 266511103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu1.itb.walker 2147 # number of overall misses 266611103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu1.inst 45440 # number of overall misses 266711103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu1.data 225783 # number of overall misses 266811103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu1.l2cache.prefetcher 198349 # number of overall misses 266911103Snilay@cs.wisc.edusystem.l2c.overall_misses::total 1447716 # number of overall misses 267011103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_latency::cpu0.data 294012000 # number of UpgradeReq miss cycles 267111103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_latency::cpu1.data 222456500 # number of UpgradeReq miss cycles 267211103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_latency::total 516468500 # number of UpgradeReq miss cycles 267311103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 58985000 # number of SCUpgradeReq miss cycles 267411103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 48576500 # number of SCUpgradeReq miss cycles 267511103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_latency::total 107561500 # number of SCUpgradeReq miss cycles 267611103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_latency::cpu0.data 49590710499 # number of ReadExReq miss cycles 267711103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_latency::cpu1.data 9911915500 # number of ReadExReq miss cycles 267811103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_latency::total 59502625999 # number of ReadExReq miss cycles 267911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 125671500 # number of ReadSharedReq miss cycles 268011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 101124000 # number of ReadSharedReq miss cycles 268111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu0.inst 6225311500 # number of ReadSharedReq miss cycles 268211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu0.data 12482167500 # number of ReadSharedReq miss cycles 268311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 28558623509 # number of ReadSharedReq miss cycles 268411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 215227500 # number of ReadSharedReq miss cycles 268511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 192832000 # number of ReadSharedReq miss cycles 268611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu1.inst 3809523500 # number of ReadSharedReq miss cycles 268711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu1.data 9886876499 # number of ReadSharedReq miss cycles 268811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 23694466040 # number of ReadSharedReq miss cycles 268911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::total 85291823548 # number of ReadSharedReq miss cycles 269011103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu0.dtb.walker 125671500 # number of demand (read+write) miss cycles 269111103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu0.itb.walker 101124000 # number of demand (read+write) miss cycles 269211103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu0.inst 6225311500 # number of demand (read+write) miss cycles 269311103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu0.data 62072877999 # number of demand (read+write) miss cycles 269411103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 28558623509 # number of demand (read+write) miss cycles 269511103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu1.dtb.walker 215227500 # number of demand (read+write) miss cycles 269611103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu1.itb.walker 192832000 # number of demand (read+write) miss cycles 269711103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu1.inst 3809523500 # number of demand (read+write) miss cycles 269811103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu1.data 19798791999 # number of demand (read+write) miss cycles 269911103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 23694466040 # number of demand (read+write) miss cycles 270011103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::total 144794449547 # number of demand (read+write) miss cycles 270111103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu0.dtb.walker 125671500 # number of overall miss cycles 270211103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu0.itb.walker 101124000 # number of overall miss cycles 270311103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu0.inst 6225311500 # number of overall miss cycles 270411103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu0.data 62072877999 # number of overall miss cycles 270511103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 28558623509 # number of overall miss cycles 270611103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu1.dtb.walker 215227500 # number of overall miss cycles 270711103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu1.itb.walker 192832000 # number of overall miss cycles 270811103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu1.inst 3809523500 # number of overall miss cycles 270911103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu1.data 19798791999 # number of overall miss cycles 271011103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 23694466040 # number of overall miss cycles 271111103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::total 144794449547 # number of overall miss cycles 271211103Snilay@cs.wisc.edusystem.l2c.Writeback_accesses::writebacks 2396145 # number of Writeback accesses(hits+misses) 271311103Snilay@cs.wisc.edusystem.l2c.Writeback_accesses::total 2396145 # number of Writeback accesses(hits+misses) 271411103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_accesses::cpu0.data 74525 # number of UpgradeReq accesses(hits+misses) 271511103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_accesses::cpu1.data 72922 # number of UpgradeReq accesses(hits+misses) 271611103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_accesses::total 147447 # number of UpgradeReq accesses(hits+misses) 271711103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_accesses::cpu0.data 15726 # number of SCUpgradeReq accesses(hits+misses) 271811103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_accesses::cpu1.data 14002 # number of SCUpgradeReq accesses(hits+misses) 271911103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_accesses::total 29728 # number of SCUpgradeReq accesses(hits+misses) 272011103Snilay@cs.wisc.edusystem.l2c.ReadExReq_accesses::cpu0.data 690922 # number of ReadExReq accesses(hits+misses) 272111103Snilay@cs.wisc.edusystem.l2c.ReadExReq_accesses::cpu1.data 284398 # number of ReadExReq accesses(hits+misses) 272211103Snilay@cs.wisc.edusystem.l2c.ReadExReq_accesses::total 975320 # number of ReadExReq accesses(hits+misses) 272311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 7348 # number of ReadSharedReq accesses(hits+misses) 272411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu0.itb.walker 4995 # number of ReadSharedReq accesses(hits+misses) 272511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu0.inst 808867 # number of ReadSharedReq accesses(hits+misses) 272611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu0.data 728436 # number of ReadSharedReq accesses(hits+misses) 272711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 542727 # number of ReadSharedReq accesses(hits+misses) 272811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 9031 # number of ReadSharedReq accesses(hits+misses) 272911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu1.itb.walker 7111 # number of ReadSharedReq accesses(hits+misses) 273011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu1.inst 705623 # number of ReadSharedReq accesses(hits+misses) 273111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu1.data 655780 # number of ReadSharedReq accesses(hits+misses) 273211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 502119 # number of ReadSharedReq accesses(hits+misses) 273311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::total 3972037 # number of ReadSharedReq accesses(hits+misses) 273411103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu0.dtb.walker 7348 # number of demand (read+write) accesses 273511103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu0.itb.walker 4995 # number of demand (read+write) accesses 273611103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu0.inst 808867 # number of demand (read+write) accesses 273711103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu0.data 1419358 # number of demand (read+write) accesses 273811103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 542727 # number of demand (read+write) accesses 273911103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu1.dtb.walker 9031 # number of demand (read+write) accesses 274011103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu1.itb.walker 7111 # number of demand (read+write) accesses 274111103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu1.inst 705623 # number of demand (read+write) accesses 274211103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu1.data 940178 # number of demand (read+write) accesses 274311103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 502119 # number of demand (read+write) accesses 274411103Snilay@cs.wisc.edusystem.l2c.demand_accesses::total 4947357 # number of demand (read+write) accesses 274511103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu0.dtb.walker 7348 # number of overall (read+write) accesses 274611103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu0.itb.walker 4995 # number of overall (read+write) accesses 274711103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu0.inst 808867 # number of overall (read+write) accesses 274811103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu0.data 1419358 # number of overall (read+write) accesses 274911103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 542727 # number of overall (read+write) accesses 275011103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu1.dtb.walker 9031 # number of overall (read+write) accesses 275111103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu1.itb.walker 7111 # number of overall (read+write) accesses 275211103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu1.inst 705623 # number of overall (read+write) accesses 275311103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu1.data 940178 # number of overall (read+write) accesses 275411103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 502119 # number of overall (read+write) accesses 275511103Snilay@cs.wisc.edusystem.l2c.overall_accesses::total 4947357 # number of overall (read+write) accesses 275611103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.606790 # miss rate for UpgradeReq accesses 275711103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.561367 # miss rate for UpgradeReq accesses 275811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_rate::total 0.584325 # miss rate for UpgradeReq accesses 275911103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.612171 # miss rate for SCUpgradeReq accesses 276011103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.592415 # miss rate for SCUpgradeReq accesses 276111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_rate::total 0.602866 # miss rate for SCUpgradeReq accesses 276211103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_rate::cpu0.data 0.762808 # miss rate for ReadExReq accesses 276311103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_rate::cpu1.data 0.410035 # miss rate for ReadExReq accesses 276411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_rate::total 0.659941 # miss rate for ReadExReq accesses 276511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.188623 # miss rate for ReadSharedReq accesses 276611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.224224 # miss rate for ReadSharedReq accesses 276711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.093026 # miss rate for ReadSharedReq accesses 276811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.189921 # miss rate for ReadSharedReq accesses 276911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.424609 # miss rate for ReadSharedReq accesses 277011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.267080 # miss rate for ReadSharedReq accesses 277111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.301927 # miss rate for ReadSharedReq accesses 277211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.064397 # miss rate for ReadSharedReq accesses 277311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.166474 # miss rate for ReadSharedReq accesses 277411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.395024 # miss rate for ReadSharedReq accesses 277511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::total 0.202431 # miss rate for ReadSharedReq accesses 277611103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.188623 # miss rate for demand accesses 277711103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu0.itb.walker 0.224224 # miss rate for demand accesses 277811103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu0.inst 0.093026 # miss rate for demand accesses 277911103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu0.data 0.468794 # miss rate for demand accesses 278011103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.424609 # miss rate for demand accesses 278111103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.267080 # miss rate for demand accesses 278211103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu1.itb.walker 0.301927 # miss rate for demand accesses 278311103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu1.inst 0.064397 # miss rate for demand accesses 278411103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu1.data 0.240149 # miss rate for demand accesses 278511103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.395024 # miss rate for demand accesses 278611103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::total 0.292624 # miss rate for demand accesses 278711103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.188623 # miss rate for overall accesses 278811103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu0.itb.walker 0.224224 # miss rate for overall accesses 278911103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu0.inst 0.093026 # miss rate for overall accesses 279011103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu0.data 0.468794 # miss rate for overall accesses 279111103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.424609 # miss rate for overall accesses 279211103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.267080 # miss rate for overall accesses 279311103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu1.itb.walker 0.301927 # miss rate for overall accesses 279411103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu1.inst 0.064397 # miss rate for overall accesses 279511103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu1.data 0.240149 # miss rate for overall accesses 279611103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.395024 # miss rate for overall accesses 279711103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::total 0.292624 # miss rate for overall accesses 279811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6501.669578 # average UpgradeReq miss latency 279911103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5434.251026 # average UpgradeReq miss latency 280011103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_miss_latency::total 5994.504219 # average UpgradeReq miss latency 280111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 6127.038537 # average SCUpgradeReq miss latency 280211103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5856.118143 # average SCUpgradeReq miss latency 280311103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_miss_latency::total 6001.646022 # average SCUpgradeReq miss latency 280411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 94092.699617 # average ReadExReq miss latency 280511103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 84998.374967 # average ReadExReq miss latency 280611103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_miss_latency::total 92445.049668 # average ReadExReq miss latency 280711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 90672.077922 # average ReadSharedReq miss latency 280811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 90289.285714 # average ReadSharedReq miss latency 280911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 82732.789783 # average ReadSharedReq miss latency 281011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 90224.926813 # average ReadSharedReq miss latency 281111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 123927.078717 # average ReadSharedReq miss latency 281211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 89231.965174 # average ReadSharedReq miss latency 281311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 89814.625058 # average ReadSharedReq miss latency 281411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 83836.344630 # average ReadSharedReq miss latency 281511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 90564.042310 # average ReadSharedReq miss latency 281611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 119458.459786 # average ReadSharedReq miss latency 281711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::total 106076.177643 # average ReadSharedReq miss latency 281811103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 90672.077922 # average overall miss latency 281911103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 90289.285714 # average overall miss latency 282011103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu0.inst 82732.789783 # average overall miss latency 282111103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu0.data 93288.524254 # average overall miss latency 282211103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 123927.078717 # average overall miss latency 282311103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89231.965174 # average overall miss latency 282411103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 89814.625058 # average overall miss latency 282511103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu1.inst 83836.344630 # average overall miss latency 282611103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu1.data 87689.471745 # average overall miss latency 282711103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 119458.459786 # average overall miss latency 282811103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::total 100015.783169 # average overall miss latency 282911103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 90672.077922 # average overall miss latency 283011103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 90289.285714 # average overall miss latency 283111103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu0.inst 82732.789783 # average overall miss latency 283211103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu0.data 93288.524254 # average overall miss latency 283311103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 123927.078717 # average overall miss latency 283411103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89231.965174 # average overall miss latency 283511103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 89814.625058 # average overall miss latency 283611103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu1.inst 83836.344630 # average overall miss latency 283711103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu1.data 87689.471745 # average overall miss latency 283811103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 119458.459786 # average overall miss latency 283911103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::total 100015.783169 # average overall miss latency 284011103Snilay@cs.wisc.edusystem.l2c.blocked_cycles::no_mshrs 1849 # number of cycles access was blocked 284110515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 284211103Snilay@cs.wisc.edusystem.l2c.blocked::no_mshrs 25 # number of cycles access was blocked 284310515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 284411103Snilay@cs.wisc.edusystem.l2c.avg_blocked_cycles::no_mshrs 73.960000 # average number of cycles each access was blocked 284510515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 284610515SAli.Saidi@ARM.comsystem.l2c.fast_writes 0 # number of fast writes performed 284710515SAli.Saidi@ARM.comsystem.l2c.cache_copies 0 # number of cache copies performed 284811103Snilay@cs.wisc.edusystem.l2c.writebacks::writebacks 1082222 # number of writebacks 284911103Snilay@cs.wisc.edusystem.l2c.writebacks::total 1082222 # number of writebacks 285011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_hits::cpu0.inst 107 # number of ReadSharedReq MSHR hits 285111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_hits::cpu0.data 9 # number of ReadSharedReq MSHR hits 285211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_hits::cpu1.inst 115 # number of ReadSharedReq MSHR hits 285311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_hits::cpu1.data 19 # number of ReadSharedReq MSHR hits 285411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_hits::total 250 # number of ReadSharedReq MSHR hits 285511103Snilay@cs.wisc.edusystem.l2c.demand_mshr_hits::cpu0.inst 107 # number of demand (read+write) MSHR hits 285611103Snilay@cs.wisc.edusystem.l2c.demand_mshr_hits::cpu0.data 9 # number of demand (read+write) MSHR hits 285711103Snilay@cs.wisc.edusystem.l2c.demand_mshr_hits::cpu1.inst 115 # number of demand (read+write) MSHR hits 285811103Snilay@cs.wisc.edusystem.l2c.demand_mshr_hits::cpu1.data 19 # number of demand (read+write) MSHR hits 285911103Snilay@cs.wisc.edusystem.l2c.demand_mshr_hits::total 250 # number of demand (read+write) MSHR hits 286011103Snilay@cs.wisc.edusystem.l2c.overall_mshr_hits::cpu0.inst 107 # number of overall MSHR hits 286111103Snilay@cs.wisc.edusystem.l2c.overall_mshr_hits::cpu0.data 9 # number of overall MSHR hits 286211103Snilay@cs.wisc.edusystem.l2c.overall_mshr_hits::cpu1.inst 115 # number of overall MSHR hits 286311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_hits::cpu1.data 19 # number of overall MSHR hits 286411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_hits::total 250 # number of overall MSHR hits 286511103Snilay@cs.wisc.edusystem.l2c.CleanEvict_mshr_misses::writebacks 50233 # number of CleanEvict MSHR misses 286611103Snilay@cs.wisc.edusystem.l2c.CleanEvict_mshr_misses::total 50233 # number of CleanEvict MSHR misses 286711103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_misses::cpu0.data 45221 # number of UpgradeReq MSHR misses 286811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_misses::cpu1.data 40936 # number of UpgradeReq MSHR misses 286911103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_misses::total 86157 # number of UpgradeReq MSHR misses 287011103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 9627 # number of SCUpgradeReq MSHR misses 287111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 8295 # number of SCUpgradeReq MSHR misses 287211103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_misses::total 17922 # number of SCUpgradeReq MSHR misses 287311103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_misses::cpu0.data 527041 # number of ReadExReq MSHR misses 287411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_misses::cpu1.data 116613 # number of ReadExReq MSHR misses 287511103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_misses::total 643654 # number of ReadExReq MSHR misses 287611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 1386 # number of ReadSharedReq MSHR misses 287711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 1120 # number of ReadSharedReq MSHR misses 287811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu0.inst 75139 # number of ReadSharedReq MSHR misses 287911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 138336 # number of ReadSharedReq MSHR misses 288011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 230447 # number of ReadSharedReq MSHR misses 288111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 2412 # number of ReadSharedReq MSHR misses 288211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 2147 # number of ReadSharedReq MSHR misses 288311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu1.inst 45325 # number of ReadSharedReq MSHR misses 288411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 109151 # number of ReadSharedReq MSHR misses 288511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 198349 # number of ReadSharedReq MSHR misses 288611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::total 803812 # number of ReadSharedReq MSHR misses 288711103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu0.dtb.walker 1386 # number of demand (read+write) MSHR misses 288811103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu0.itb.walker 1120 # number of demand (read+write) MSHR misses 288911103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu0.inst 75139 # number of demand (read+write) MSHR misses 289011103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu0.data 665377 # number of demand (read+write) MSHR misses 289111103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 230447 # number of demand (read+write) MSHR misses 289211103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu1.dtb.walker 2412 # number of demand (read+write) MSHR misses 289311103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu1.itb.walker 2147 # number of demand (read+write) MSHR misses 289411103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu1.inst 45325 # number of demand (read+write) MSHR misses 289511103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu1.data 225764 # number of demand (read+write) MSHR misses 289611103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 198349 # number of demand (read+write) MSHR misses 289711103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::total 1447466 # number of demand (read+write) MSHR misses 289811103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu0.dtb.walker 1386 # number of overall MSHR misses 289911103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu0.itb.walker 1120 # number of overall MSHR misses 290011103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu0.inst 75139 # number of overall MSHR misses 290111103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu0.data 665377 # number of overall MSHR misses 290211103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 230447 # number of overall MSHR misses 290311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu1.dtb.walker 2412 # number of overall MSHR misses 290411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu1.itb.walker 2147 # number of overall MSHR misses 290511103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu1.inst 45325 # number of overall MSHR misses 290611103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu1.data 225764 # number of overall MSHR misses 290711103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 198349 # number of overall MSHR misses 290811103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::total 1447466 # number of overall MSHR misses 290910892Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 52292 # number of ReadReq MSHR uncacheable 291011103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 32791 # number of ReadReq MSHR uncacheable 291110892Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 291211103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 5212 # number of ReadReq MSHR uncacheable 291311103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable::total 90388 # number of ReadReq MSHR uncacheable 291411103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 32852 # number of WriteReq MSHR uncacheable 291511103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 5003 # number of WriteReq MSHR uncacheable 291611103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable::total 37855 # number of WriteReq MSHR uncacheable 291710892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 52292 # number of overall MSHR uncacheable misses 291811103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 65643 # number of overall MSHR uncacheable misses 291910892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 292011103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 10215 # number of overall MSHR uncacheable misses 292111103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_misses::total 128243 # number of overall MSHR uncacheable misses 292211103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 938962001 # number of UpgradeReq MSHR miss cycles 292311103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 849367002 # number of UpgradeReq MSHR miss cycles 292411103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_latency::total 1788329003 # number of UpgradeReq MSHR miss cycles 292511103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 200436500 # number of SCUpgradeReq MSHR miss cycles 292611103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 172427000 # number of SCUpgradeReq MSHR miss cycles 292711103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_latency::total 372863500 # number of SCUpgradeReq MSHR miss cycles 292811103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 44320300499 # number of ReadExReq MSHR miss cycles 292911103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 8745785500 # number of ReadExReq MSHR miss cycles 293011103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_latency::total 53066085999 # number of ReadExReq MSHR miss cycles 293111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 111811500 # number of ReadSharedReq MSHR miss cycles 293211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 89924000 # number of ReadSharedReq MSHR miss cycles 293311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 5466131500 # number of ReadSharedReq MSHR miss cycles 293411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 11098053500 # number of ReadSharedReq MSHR miss cycles 293511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 26254153509 # number of ReadSharedReq MSHR miss cycles 293611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 191107500 # number of ReadSharedReq MSHR miss cycles 293711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 171362000 # number of ReadSharedReq MSHR miss cycles 293811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 3348487500 # number of ReadSharedReq MSHR miss cycles 293911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 8794010999 # number of ReadSharedReq MSHR miss cycles 294011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 21710976040 # number of ReadSharedReq MSHR miss cycles 294111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::total 77236018048 # number of ReadSharedReq MSHR miss cycles 294211103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 111811500 # number of demand (read+write) MSHR miss cycles 294311103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 89924000 # number of demand (read+write) MSHR miss cycles 294411103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu0.inst 5466131500 # number of demand (read+write) MSHR miss cycles 294511103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu0.data 55418353999 # number of demand (read+write) MSHR miss cycles 294611103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 26254153509 # number of demand (read+write) MSHR miss cycles 294711103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 191107500 # number of demand (read+write) MSHR miss cycles 294811103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 171362000 # number of demand (read+write) MSHR miss cycles 294911103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu1.inst 3348487500 # number of demand (read+write) MSHR miss cycles 295011103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu1.data 17539796499 # number of demand (read+write) MSHR miss cycles 295111103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 21710976040 # number of demand (read+write) MSHR miss cycles 295211103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::total 130302104047 # number of demand (read+write) MSHR miss cycles 295311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 111811500 # number of overall MSHR miss cycles 295411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 89924000 # number of overall MSHR miss cycles 295511103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu0.inst 5466131500 # number of overall MSHR miss cycles 295611103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu0.data 55418353999 # number of overall MSHR miss cycles 295711103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 26254153509 # number of overall MSHR miss cycles 295811103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 191107500 # number of overall MSHR miss cycles 295911103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 171362000 # number of overall MSHR miss cycles 296011103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu1.inst 3348487500 # number of overall MSHR miss cycles 296111103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu1.data 17539796499 # number of overall MSHR miss cycles 296211103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 21710976040 # number of overall MSHR miss cycles 296311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::total 130302104047 # number of overall MSHR miss cycles 296410892Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 3261312500 # number of ReadReq MSHR uncacheable cycles 296511103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 5072417000 # number of ReadReq MSHR uncacheable cycles 296611103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5669500 # number of ReadReq MSHR uncacheable cycles 296711103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 438450000 # number of ReadReq MSHR uncacheable cycles 296811103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable_latency::total 8777849000 # number of ReadReq MSHR uncacheable cycles 296911103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4909122500 # number of WriteReq MSHR uncacheable cycles 297011103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 490071500 # number of WriteReq MSHR uncacheable cycles 297111103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable_latency::total 5399194000 # number of WriteReq MSHR uncacheable cycles 297210892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 3261312500 # number of overall MSHR uncacheable cycles 297311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 9981539500 # number of overall MSHR uncacheable cycles 297411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5669500 # number of overall MSHR uncacheable cycles 297511103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 928521500 # number of overall MSHR uncacheable cycles 297611103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_latency::total 14177043000 # number of overall MSHR uncacheable cycles 297710892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 297810892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 297911103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.606790 # mshr miss rate for UpgradeReq accesses 298011103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.561367 # mshr miss rate for UpgradeReq accesses 298111103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_rate::total 0.584325 # mshr miss rate for UpgradeReq accesses 298211103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.612171 # mshr miss rate for SCUpgradeReq accesses 298311103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.592415 # mshr miss rate for SCUpgradeReq accesses 298411103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.602866 # mshr miss rate for SCUpgradeReq accesses 298511103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.762808 # mshr miss rate for ReadExReq accesses 298611103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.410035 # mshr miss rate for ReadExReq accesses 298711103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_rate::total 0.659941 # mshr miss rate for ReadExReq accesses 298811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.188623 # mshr miss rate for ReadSharedReq accesses 298911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.224224 # mshr miss rate for ReadSharedReq accesses 299011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.092894 # mshr miss rate for ReadSharedReq accesses 299111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.189908 # mshr miss rate for ReadSharedReq accesses 299211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.424609 # mshr miss rate for ReadSharedReq accesses 299311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.267080 # mshr miss rate for ReadSharedReq accesses 299411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.301927 # mshr miss rate for ReadSharedReq accesses 299511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.064234 # mshr miss rate for ReadSharedReq accesses 299611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.166445 # mshr miss rate for ReadSharedReq accesses 299711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.395024 # mshr miss rate for ReadSharedReq accesses 299811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.202368 # mshr miss rate for ReadSharedReq accesses 299911103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.188623 # mshr miss rate for demand accesses 300011103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.224224 # mshr miss rate for demand accesses 300111103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.092894 # mshr miss rate for demand accesses 300211103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu0.data 0.468787 # mshr miss rate for demand accesses 300311103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.424609 # mshr miss rate for demand accesses 300411103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.267080 # mshr miss rate for demand accesses 300511103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.301927 # mshr miss rate for demand accesses 300611103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.064234 # mshr miss rate for demand accesses 300711103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu1.data 0.240129 # mshr miss rate for demand accesses 300811103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.395024 # mshr miss rate for demand accesses 300911103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::total 0.292574 # mshr miss rate for demand accesses 301011103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.188623 # mshr miss rate for overall accesses 301111103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.224224 # mshr miss rate for overall accesses 301211103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.092894 # mshr miss rate for overall accesses 301311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu0.data 0.468787 # mshr miss rate for overall accesses 301411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.424609 # mshr miss rate for overall accesses 301511103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.267080 # mshr miss rate for overall accesses 301611103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.301927 # mshr miss rate for overall accesses 301711103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.064234 # mshr miss rate for overall accesses 301811103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu1.data 0.240129 # mshr miss rate for overall accesses 301911103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.395024 # mshr miss rate for overall accesses 302011103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::total 0.292574 # mshr miss rate for overall accesses 302111103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20763.848676 # average UpgradeReq mshr miss latency 302211103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20748.656488 # average UpgradeReq mshr miss latency 302311103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 20756.630372 # average UpgradeReq mshr miss latency 302411103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20820.245144 # average SCUpgradeReq mshr miss latency 302511103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 20786.859554 # average SCUpgradeReq mshr miss latency 302611103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 20804.792992 # average SCUpgradeReq mshr miss latency 302711103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 84092.699617 # average ReadExReq mshr miss latency 302811103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 74998.374967 # average ReadExReq mshr miss latency 302911103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_mshr_miss_latency::total 82445.049668 # average ReadExReq mshr miss latency 303011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 80672.077922 # average ReadSharedReq mshr miss latency 303111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 80289.285714 # average ReadSharedReq mshr miss latency 303211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 72746.929025 # average ReadSharedReq mshr miss latency 303311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 80225.346258 # average ReadSharedReq mshr miss latency 303411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 113927.078717 # average ReadSharedReq mshr miss latency 303511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 79231.965174 # average ReadSharedReq mshr miss latency 303611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 79814.625058 # average ReadSharedReq mshr miss latency 303711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 73877.275234 # average ReadSharedReq mshr miss latency 303811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 80567.388288 # average ReadSharedReq mshr miss latency 303911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 109458.459786 # average ReadSharedReq mshr miss latency 304011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 96087.167208 # average ReadSharedReq mshr miss latency 304111103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 80672.077922 # average overall mshr miss latency 304211103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 80289.285714 # average overall mshr miss latency 304311103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72746.929025 # average overall mshr miss latency 304411103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 83288.652898 # average overall mshr miss latency 304511103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 113927.078717 # average overall mshr miss latency 304611103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 79231.965174 # average overall mshr miss latency 304711103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 79814.625058 # average overall mshr miss latency 304811103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 73877.275234 # average overall mshr miss latency 304911103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 77690.847518 # average overall mshr miss latency 305011103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 109458.459786 # average overall mshr miss latency 305111103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::total 90020.839209 # average overall mshr miss latency 305211103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 80672.077922 # average overall mshr miss latency 305311103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 80289.285714 # average overall mshr miss latency 305411103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72746.929025 # average overall mshr miss latency 305511103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 83288.652898 # average overall mshr miss latency 305611103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 113927.078717 # average overall mshr miss latency 305711103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 79231.965174 # average overall mshr miss latency 305811103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 79814.625058 # average overall mshr miss latency 305911103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 73877.275234 # average overall mshr miss latency 306011103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 77690.847518 # average overall mshr miss latency 306111103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 109458.459786 # average overall mshr miss latency 306211103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::total 90020.839209 # average overall mshr miss latency 306310892Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 62367.331523 # average ReadReq mshr uncacheable latency 306411103Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 154689.304992 # average ReadReq mshr uncacheable latency 306511103Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 60962.365591 # average ReadReq mshr uncacheable latency 306611103Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 84123.177283 # average ReadReq mshr uncacheable latency 306711103Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 97112.990662 # average ReadReq mshr uncacheable latency 306811103Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 149431.465360 # average WriteReq mshr uncacheable latency 306911103Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 97955.526684 # average WriteReq mshr uncacheable latency 307011103Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total 142628.292167 # average WriteReq mshr uncacheable latency 307110892Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 62367.331523 # average overall mshr uncacheable latency 307211103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 152057.942203 # average overall mshr uncacheable latency 307311103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 60962.365591 # average overall mshr uncacheable latency 307411103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 90897.846304 # average overall mshr uncacheable latency 307511103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::total 110548.279438 # average overall mshr uncacheable latency 307610515SAli.Saidi@ARM.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 307711103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadReq 90388 # Transaction distribution 307811103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadResp 903121 # Transaction distribution 307911103Snilay@cs.wisc.edusystem.membus.trans_dist::WriteReq 37855 # Transaction distribution 308011103Snilay@cs.wisc.edusystem.membus.trans_dist::WriteResp 37855 # Transaction distribution 308111103Snilay@cs.wisc.edusystem.membus.trans_dist::Writeback 1188917 # Transaction distribution 308211103Snilay@cs.wisc.edusystem.membus.trans_dist::CleanEvict 251117 # Transaction distribution 308311103Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeReq 423385 # Transaction distribution 308411103Snilay@cs.wisc.edusystem.membus.trans_dist::SCUpgradeReq 299485 # Transaction distribution 308511103Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeResp 111205 # Transaction distribution 308611103Snilay@cs.wisc.edusystem.membus.trans_dist::SCUpgradeFailReq 2 # Transaction distribution 308711103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExReq 657294 # Transaction distribution 308811103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExResp 636531 # Transaction distribution 308911103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadSharedReq 812733 # Transaction distribution 309011103Snilay@cs.wisc.edusystem.membus.trans_dist::InvalidateReq 106728 # Transaction distribution 309111103Snilay@cs.wisc.edusystem.membus.trans_dist::InvalidateResp 106728 # Transaction distribution 309211103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122698 # Packet count per connected master and slave (bytes) 309310585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 52 # Packet count per connected master and slave (bytes) 309411103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 23798 # Packet count per connected master and slave (bytes) 309511103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 5171308 # Packet count per connected master and slave (bytes) 309611103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::total 5317856 # Packet count per connected master and slave (bytes) 309711103Snilay@cs.wisc.edusystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 342726 # Packet count per connected master and slave (bytes) 309811103Snilay@cs.wisc.edusystem.membus.pkt_count_system.iocache.mem_side::total 342726 # Packet count per connected master and slave (bytes) 309911103Snilay@cs.wisc.edusystem.membus.pkt_count::total 5660582 # Packet count per connected master and slave (bytes) 310011103Snilay@cs.wisc.edusystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155805 # Cumulative packet size per connected master and slave (bytes) 310110585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1324 # Cumulative packet size per connected master and slave (bytes) 310211103Snilay@cs.wisc.edusystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 47596 # Cumulative packet size per connected master and slave (bytes) 310311103Snilay@cs.wisc.edusystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 164770304 # Cumulative packet size per connected master and slave (bytes) 310411103Snilay@cs.wisc.edusystem.membus.pkt_size_system.l2c.mem_side::total 164975029 # Cumulative packet size per connected master and slave (bytes) 310511103Snilay@cs.wisc.edusystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7270144 # Cumulative packet size per connected master and slave (bytes) 310611103Snilay@cs.wisc.edusystem.membus.pkt_size_system.iocache.mem_side::total 7270144 # Cumulative packet size per connected master and slave (bytes) 310711103Snilay@cs.wisc.edusystem.membus.pkt_size::total 172245173 # Cumulative packet size per connected master and slave (bytes) 310811103Snilay@cs.wisc.edusystem.membus.snoops 635192 # Total snoops (count) 310911103Snilay@cs.wisc.edusystem.membus.snoop_fanout::samples 3870084 # Request fanout histogram 311010585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 311110585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 311210585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 311310585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 311411103Snilay@cs.wisc.edusystem.membus.snoop_fanout::1 3870084 100.00% 100.00% # Request fanout histogram 311510585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 311610585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 311710585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 311810585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 311911103Snilay@cs.wisc.edusystem.membus.snoop_fanout::total 3870084 # Request fanout histogram 312011103Snilay@cs.wisc.edusystem.membus.reqLayer0.occupancy 109645497 # Layer occupancy (ticks) 312110585Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 312210892Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 33984 # Layer occupancy (ticks) 312310585Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 312411103Snilay@cs.wisc.edusystem.membus.reqLayer2.occupancy 19606499 # Layer occupancy (ticks) 312510585Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 312611103Snilay@cs.wisc.edusystem.membus.reqLayer5.occupancy 8359681063 # Layer occupancy (ticks) 312710585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 312811103Snilay@cs.wisc.edusystem.membus.respLayer2.occupancy 8175730132 # Layer occupancy (ticks) 312910585Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 313011103Snilay@cs.wisc.edusystem.membus.respLayer3.occupancy 229316266 # Layer occupancy (ticks) 313110585Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 313210515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 313310515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 313410515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 313510515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 313610515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 313710515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 313810515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 313910515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 314010515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 314110515SAli.Saidi@ARM.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 314210515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 314310515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 314410515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 314510515SAli.Saidi@ARM.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 314610515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 314710515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 314810515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 314910515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 315010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 315110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 315210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 315310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 315410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 315510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 315610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 315710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 315810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 315910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 316010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 316110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 316210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 316310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 316410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 316510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 316610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 316710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 316810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 316910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 317010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 317110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 317210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 317310515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 317411103Snilay@cs.wisc.edusystem.realview.realview_io.osc_pxl.clock 42105 # Clock period in ticks 317511014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_clcd.clock 42105 # Clock period in ticks 317611014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_cpu.clock 16667 # Clock period in ticks 317711014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_ddr.clock 25000 # Clock period in ticks 317811014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_hsbm.clock 25000 # Clock period in ticks 317911014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_mcc.clock 20000 # Clock period in ticks 318011014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_peripheral.clock 41667 # Clock period in ticks 318111014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_smb.clock 20000 # Clock period in ticks 318211014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_sys.clock 16667 # Clock period in ticks 318311014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_system_bus.clock 41667 # Clock period in ticks 318411103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadReq 90390 # Transaction distribution 318511103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadResp 4911274 # Transaction distribution 318611103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::WriteReq 37855 # Transaction distribution 318711103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::WriteResp 37855 # Transaction distribution 318811103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::Writeback 3585089 # Transaction distribution 318911103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::CleanEvict 1614217 # Transaction distribution 319011103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::UpgradeReq 477552 # Transaction distribution 319111103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::SCUpgradeReq 311291 # Transaction distribution 319211103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::UpgradeResp 788843 # Transaction distribution 319311103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::SCUpgradeFailReq 110 # Transaction distribution 319411103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::UpgradeFailResp 110 # Transaction distribution 319511103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadExReq 1123188 # Transaction distribution 319611103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadExResp 1123188 # Transaction distribution 319711103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadSharedReq 4828127 # Transaction distribution 319811103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::InvalidateReq 106728 # Transaction distribution 319911103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 8913245 # Packet count per connected master and slave (bytes) 320011103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 6867211 # Packet count per connected master and slave (bytes) 320111103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count::total 15780456 # Packet count per connected master and slave (bytes) 320211103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 273644474 # Cumulative packet size per connected master and slave (bytes) 320311103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 200023995 # Cumulative packet size per connected master and slave (bytes) 320411103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size::total 473668469 # Cumulative packet size per connected master and slave (bytes) 320511103Snilay@cs.wisc.edusystem.toL2Bus.snoops 3257042 # Total snoops (count) 320611103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::samples 13541412 # Request fanout histogram 320711103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::mean 1.121741 # Request fanout histogram 320811103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::stdev 0.326987 # Request fanout histogram 320910515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 321010515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 321111103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::1 11892865 87.83% 87.83% # Request fanout histogram 321211103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::2 1648547 12.17% 100.00% # Request fanout histogram 321310515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 321410515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 321510515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 321611103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::total 13541412 # Request fanout histogram 321711103Snilay@cs.wisc.edusystem.toL2Bus.reqLayer0.occupancy 8755054077 # Layer occupancy (ticks) 321810515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 321911103Snilay@cs.wisc.edusystem.toL2Bus.snoopLayer0.occupancy 2518500 # Layer occupancy (ticks) 322010515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 322111103Snilay@cs.wisc.edusystem.toL2Bus.respLayer0.occupancy 5258284103 # Layer occupancy (ticks) 322210515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 322311103Snilay@cs.wisc.edusystem.toL2Bus.respLayer1.occupancy 4190040133 # Layer occupancy (ticks) 322410515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 322510515SAli.Saidi@ARM.com 322610515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3227