stats.txt revision 11014
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 310944Sandreas.hansson@arm.comsim_seconds 47.411962 # Number of seconds simulated 410944Sandreas.hansson@arm.comsim_ticks 47411962285000 # Number of ticks simulated 510944Sandreas.hansson@arm.comfinal_tick 47411962285000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711014Sandreas.sandberg@arm.comhost_inst_rate 167928 # Simulator instruction rate (inst/s) 811014Sandreas.sandberg@arm.comhost_op_rate 197524 # Simulator op (including micro ops) rate (op/s) 911014Sandreas.sandberg@arm.comhost_tick_rate 9366197696 # Simulator tick rate (ticks/s) 1011014Sandreas.sandberg@arm.comhost_mem_usage 719564 # Number of bytes of host memory used 1111014Sandreas.sandberg@arm.comhost_seconds 5062.03 # Real time elapsed on the host 1210944Sandreas.hansson@arm.comsim_insts 850056300 # Number of instructions simulated 1310944Sandreas.hansson@arm.comsim_ops 999871495 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.dtb.walker 75328 # Number of bytes read from this memory 1710944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 71168 # Number of bytes read from this memory 1810944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.inst 7498816 # Number of bytes read from this memory 1910944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.data 38111304 # Number of bytes read from this memory 2010944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 10728384 # Number of bytes read from this memory 2110944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.dtb.walker 51264 # Number of bytes read from this memory 2210944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.itb.walker 47808 # Number of bytes read from this memory 2310944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.inst 2878784 # Number of bytes read from this memory 2410944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.data 12174608 # Number of bytes read from this memory 2510944Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 7747264 # Number of bytes read from this memory 2610944Sandreas.hansson@arm.comsystem.physmem.bytes_read::realview.ide 431104 # Number of bytes read from this memory 2710944Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 79815832 # Number of bytes read from this memory 2810944Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 7498816 # Number of instructions bytes read from this memory 2910944Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 2878784 # Number of instructions bytes read from this memory 3010944Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 10377600 # Number of instructions bytes read from this memory 3110944Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 62807296 # Number of bytes written to this memory 3210827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3310636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3410944Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 62827880 # Number of bytes written to this memory 3510944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.dtb.walker 1177 # Number of read requests responded to by this memory 3610944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.itb.walker 1112 # Number of read requests responded to by this memory 3710944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.inst 117169 # Number of read requests responded to by this memory 3810944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.data 595502 # Number of read requests responded to by this memory 3910944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 167631 # Number of read requests responded to by this memory 4010944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.dtb.walker 801 # Number of read requests responded to by this memory 4110944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.itb.walker 747 # Number of read requests responded to by this memory 4210944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.inst 44981 # Number of read requests responded to by this memory 4310944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.data 190241 # Number of read requests responded to by this memory 4410944Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 121051 # Number of read requests responded to by this memory 4510944Sandreas.hansson@arm.comsystem.physmem.num_reads::realview.ide 6736 # Number of read requests responded to by this memory 4610944Sandreas.hansson@arm.comsystem.physmem.num_reads::total 1247148 # Number of read requests responded to by this memory 4710944Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 981364 # Number of write requests responded to by this memory 4810827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 4910636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5010944Sandreas.hansson@arm.comsystem.physmem.num_writes::total 983938 # Number of write requests responded to by this memory 5110944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.dtb.walker 1589 # Total read bandwidth from this memory (bytes/s) 5210944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.itb.walker 1501 # Total read bandwidth from this memory (bytes/s) 5310944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.inst 158163 # Total read bandwidth from this memory (bytes/s) 5410944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.data 803833 # Total read bandwidth from this memory (bytes/s) 5510944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 226280 # Total read bandwidth from this memory (bytes/s) 5610944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.dtb.walker 1081 # Total read bandwidth from this memory (bytes/s) 5710944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.itb.walker 1008 # Total read bandwidth from this memory (bytes/s) 5810944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.inst 60719 # Total read bandwidth from this memory (bytes/s) 5910944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.data 256783 # Total read bandwidth from this memory (bytes/s) 6010944Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 163403 # Total read bandwidth from this memory (bytes/s) 6110944Sandreas.hansson@arm.comsystem.physmem.bw_read::realview.ide 9093 # Total read bandwidth from this memory (bytes/s) 6210944Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1683453 # Total read bandwidth from this memory (bytes/s) 6310944Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu0.inst 158163 # Instruction read bandwidth from this memory (bytes/s) 6410944Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu1.inst 60719 # Instruction read bandwidth from this memory (bytes/s) 6510944Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 218881 # Instruction read bandwidth from this memory (bytes/s) 6610944Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 1324714 # Write bandwidth from this memory (bytes/s) 6710944Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu0.data 434 # Write bandwidth from this memory (bytes/s) 6810636Snilay@cs.wisc.edusystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6910944Sandreas.hansson@arm.comsystem.physmem.bw_write::total 1325148 # Write bandwidth from this memory (bytes/s) 7010944Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 1324714 # Total bandwidth to/from this memory (bytes/s) 7110944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.dtb.walker 1589 # Total bandwidth to/from this memory (bytes/s) 7210944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.itb.walker 1501 # Total bandwidth to/from this memory (bytes/s) 7310944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.inst 158163 # Total bandwidth to/from this memory (bytes/s) 7410944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.data 804267 # Total bandwidth to/from this memory (bytes/s) 7510944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 226280 # Total bandwidth to/from this memory (bytes/s) 7610944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.dtb.walker 1081 # Total bandwidth to/from this memory (bytes/s) 7710944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.itb.walker 1008 # Total bandwidth to/from this memory (bytes/s) 7810944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.inst 60719 # Total bandwidth to/from this memory (bytes/s) 7910944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.data 256784 # Total bandwidth to/from this memory (bytes/s) 8010944Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 163403 # Total bandwidth to/from this memory (bytes/s) 8110944Sandreas.hansson@arm.comsystem.physmem.bw_total::realview.ide 9093 # Total bandwidth to/from this memory (bytes/s) 8210944Sandreas.hansson@arm.comsystem.physmem.bw_total::total 3008602 # Total bandwidth to/from this memory (bytes/s) 8310944Sandreas.hansson@arm.comsystem.physmem.readReqs 1247148 # Number of read requests accepted 8410944Sandreas.hansson@arm.comsystem.physmem.writeReqs 983938 # Number of write requests accepted 8510944Sandreas.hansson@arm.comsystem.physmem.readBursts 1247148 # Number of DRAM read bursts, including those serviced by the write queue 8610944Sandreas.hansson@arm.comsystem.physmem.writeBursts 983938 # Number of DRAM write bursts, including those merged in the write queue 8710944Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 79775360 # Total number of bytes read from DRAM 8810944Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 42112 # Total number of bytes read from write queue 8910944Sandreas.hansson@arm.comsystem.physmem.bytesWritten 62826240 # Total number of bytes written to DRAM 9010944Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 79815832 # Total read bytes from the system interface side 9110944Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 62827880 # Total written bytes from the system interface side 9210944Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 658 # Number of DRAM read bursts serviced by the write queue 9310892Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 2247 # Number of DRAM write bursts merged with an existing one 9410944Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 218244 # Number of requests that are neither read nor write 9510944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 71187 # Per bank write bursts 9610944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 77028 # Per bank write bursts 9710944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 72273 # Per bank write bursts 9810944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 78219 # Per bank write bursts 9910944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 70385 # Per bank write bursts 10010944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 81119 # Per bank write bursts 10110944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 72267 # Per bank write bursts 10210944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 76746 # Per bank write bursts 10310944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 71370 # Per bank write bursts 10410944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 123762 # Per bank write bursts 10510944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 72044 # Per bank write bursts 10610944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 80747 # Per bank write bursts 10710944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 73100 # Per bank write bursts 10810944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 79351 # Per bank write bursts 10910944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 74612 # Per bank write bursts 11010944Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 72280 # Per bank write bursts 11110944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 58860 # Per bank write bursts 11210944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 62909 # Per bank write bursts 11310944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 59749 # Per bank write bursts 11410944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 64358 # Per bank write bursts 11510944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 59245 # Per bank write bursts 11610944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 66477 # Per bank write bursts 11710944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 59553 # Per bank write bursts 11810944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 62082 # Per bank write bursts 11910944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 58790 # Per bank write bursts 12010944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 60994 # Per bank write bursts 12110944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 60508 # Per bank write bursts 12210944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 63849 # Per bank write bursts 12310944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 60193 # Per bank write bursts 12410944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 63756 # Per bank write bursts 12510944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 60310 # Per bank write bursts 12610944Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 60027 # Per bank write bursts 12710515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12810944Sandreas.hansson@arm.comsystem.physmem.numWrRetry 30 # Number of times write queue was full causing retry 12910944Sandreas.hansson@arm.comsystem.physmem.totGap 47411960356500 # Total gap between requests 13010515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13310827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 5 # Read request sizes (log2) 13510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13610944Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 1247118 # Read request sizes (log2) 13710515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14310944Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 981364 # Write request sizes (log2) 14410944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 795503 # What read queue length does an incoming req see 14510944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 313068 # What read queue length does an incoming req see 14610944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 30154 # What read queue length does an incoming req see 14710944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 22514 # What read queue length does an incoming req see 14810944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 19326 # What read queue length does an incoming req see 14910944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 17861 # What read queue length does an incoming req see 15010944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 16010 # What read queue length does an incoming req see 15110944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 13834 # What read queue length does an incoming req see 15210944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 11987 # What read queue length does an incoming req see 15310944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 2659 # What read queue length does an incoming req see 15410944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 1157 # What read queue length does an incoming req see 15510944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 695 # What read queue length does an incoming req see 15610944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 515 # What read queue length does an incoming req see 15710944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 367 # What read queue length does an incoming req see 15810944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 206 # What read queue length does an incoming req see 15910944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 171 # What read queue length does an incoming req see 16010944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 146 # What read queue length does an incoming req see 16110944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 131 # What read queue length does an incoming req see 16210944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 98 # What read queue length does an incoming req see 16310944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 69 # What read queue length does an incoming req see 16410944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 10 # What read queue length does an incoming req see 16510944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 6 # What read queue length does an incoming req see 16610944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 2 # What read queue length does an incoming req see 16710944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 1 # What read queue length does an incoming req see 16810515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 16910515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19110944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 14920 # What write queue length does an incoming req see 19210944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 17590 # What write queue length does an incoming req see 19310944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 38389 # What write queue length does an incoming req see 19410944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 48185 # What write queue length does an incoming req see 19510944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 52683 # What write queue length does an incoming req see 19610944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 54849 # What write queue length does an incoming req see 19710944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 56160 # What write queue length does an incoming req see 19810944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 59815 # What write queue length does an incoming req see 19910944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 60639 # What write queue length does an incoming req see 20010944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 63775 # What write queue length does an incoming req see 20110944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 62891 # What write queue length does an incoming req see 20210944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 64447 # What write queue length does an incoming req see 20310944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 62663 # What write queue length does an incoming req see 20410944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 63620 # What write queue length does an incoming req see 20510944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 68672 # What write queue length does an incoming req see 20610944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 63414 # What write queue length does an incoming req see 20710944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 59849 # What write queue length does an incoming req see 20810944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 57038 # What write queue length does an incoming req see 20910944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 1401 # What write queue length does an incoming req see 21010944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 972 # What write queue length does an incoming req see 21110944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 930 # What write queue length does an incoming req see 21210944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 645 # What write queue length does an incoming req see 21310944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 537 # What write queue length does an incoming req see 21410944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 549 # What write queue length does an incoming req see 21510944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 489 # What write queue length does an incoming req see 21610944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 454 # What write queue length does an incoming req see 21710944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 550 # What write queue length does an incoming req see 21810944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 413 # What write queue length does an incoming req see 21910944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 377 # What write queue length does an incoming req see 22010944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 350 # What write queue length does an incoming req see 22110944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 279 # What write queue length does an incoming req see 22210944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 406 # What write queue length does an incoming req see 22310944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 433 # What write queue length does an incoming req see 22410944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 383 # What write queue length does an incoming req see 22510944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 292 # What write queue length does an incoming req see 22610944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 288 # What write queue length does an incoming req see 22710944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 333 # What write queue length does an incoming req see 22810944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 315 # What write queue length does an incoming req see 22910944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 273 # What write queue length does an incoming req see 23010944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 211 # What write queue length does an incoming req see 23110944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 286 # What write queue length does an incoming req see 23210944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 168 # What write queue length does an incoming req see 23310944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 147 # What write queue length does an incoming req see 23410944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 136 # What write queue length does an incoming req see 23510944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 123 # What write queue length does an incoming req see 23610944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 112 # What write queue length does an incoming req see 23710944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 80 # What write queue length does an incoming req see 23810944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 59 # What write queue length does an incoming req see 23910944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 86 # What write queue length does an incoming req see 24010944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 737647 # Bytes accessed per row activation 24110944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 193.317834 # Bytes accessed per row activation 24210944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 117.156586 # Bytes accessed per row activation 24310944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 253.851861 # Bytes accessed per row activation 24410944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 435526 59.04% 59.04% # Bytes accessed per row activation 24510944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 146539 19.87% 78.91% # Bytes accessed per row activation 24610944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 49058 6.65% 85.56% # Bytes accessed per row activation 24710944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 25178 3.41% 88.97% # Bytes accessed per row activation 24810944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 15871 2.15% 91.12% # Bytes accessed per row activation 24910944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 10341 1.40% 92.53% # Bytes accessed per row activation 25010944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 7959 1.08% 93.60% # Bytes accessed per row activation 25110944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 8404 1.14% 94.74% # Bytes accessed per row activation 25210944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 38771 5.26% 100.00% # Bytes accessed per row activation 25310944Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 737647 # Bytes accessed per row activation 25410944Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 55115 # Reads before turning the bus around for writes 25510944Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 22.615186 # Reads before turning the bus around for writes 25610944Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 363.032286 # Reads before turning the bus around for writes 25710944Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-4095 55112 99.99% 99.99% # Reads before turning the bus around for writes 25810892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::4096-8191 1 0.00% 100.00% # Reads before turning the bus around for writes 25910892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::24576-28671 1 0.00% 100.00% # Reads before turning the bus around for writes 26010892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::77824-81919 1 0.00% 100.00% # Reads before turning the bus around for writes 26110944Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 55115 # Reads before turning the bus around for writes 26210944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 55115 # Writes before turning the bus around for reads 26310944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 17.811122 # Writes before turning the bus around for reads 26410944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 17.212895 # Writes before turning the bus around for reads 26510944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 7.489514 # Writes before turning the bus around for reads 26610944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16-23 52725 95.66% 95.66% # Writes before turning the bus around for reads 26710944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::24-31 682 1.24% 96.90% # Writes before turning the bus around for reads 26810944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::32-39 764 1.39% 98.29% # Writes before turning the bus around for reads 26910944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::40-47 154 0.28% 98.57% # Writes before turning the bus around for reads 27010944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::48-55 76 0.14% 98.70% # Writes before turning the bus around for reads 27110944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::56-63 61 0.11% 98.82% # Writes before turning the bus around for reads 27210944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::64-71 472 0.86% 99.67% # Writes before turning the bus around for reads 27310944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::72-79 111 0.20% 99.87% # Writes before turning the bus around for reads 27410944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::80-87 10 0.02% 99.89% # Writes before turning the bus around for reads 27510944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::88-95 1 0.00% 99.89% # Writes before turning the bus around for reads 27610944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::96-103 8 0.01% 99.91% # Writes before turning the bus around for reads 27710944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::112-119 1 0.00% 99.91% # Writes before turning the bus around for reads 27810944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::120-127 1 0.00% 99.91% # Writes before turning the bus around for reads 27910944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::128-135 31 0.06% 99.97% # Writes before turning the bus around for reads 28010944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::136-143 2 0.00% 99.97% # Writes before turning the bus around for reads 28110944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::144-151 7 0.01% 99.98% # Writes before turning the bus around for reads 28210944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::160-167 4 0.01% 99.99% # Writes before turning the bus around for reads 28310944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::176-183 3 0.01% 100.00% # Writes before turning the bus around for reads 28410944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::264-271 2 0.00% 100.00% # Writes before turning the bus around for reads 28510944Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 55115 # Writes before turning the bus around for reads 28610944Sandreas.hansson@arm.comsystem.physmem.totQLat 32865022462 # Total ticks spent queuing 28710944Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 56236709962 # Total ticks spent from burst creation until serviced by the DRAM 28810944Sandreas.hansson@arm.comsystem.physmem.totBusLat 6232450000 # Total ticks spent in databus transfers 28910944Sandreas.hansson@arm.comsystem.physmem.avgQLat 26366.05 # Average queueing delay per DRAM burst 29010515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 29110944Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 45116.05 # Average memory access latency per DRAM burst 29210944Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1.68 # Average DRAM read bandwidth in MiByte/s 29310944Sandreas.hansson@arm.comsystem.physmem.avgWrBW 1.33 # Average achieved write bandwidth in MiByte/s 29410944Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 1.68 # Average system read bandwidth in MiByte/s 29510944Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 1.33 # Average system write bandwidth in MiByte/s 29610515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 29710944Sandreas.hansson@arm.comsystem.physmem.busUtil 0.02 # Data bus utilization in percentage 29810944Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 29910892Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 30010892Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing 30110944Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 23.59 # Average write queue length when enqueuing 30210944Sandreas.hansson@arm.comsystem.physmem.readRowHits 1009662 # Number of row buffer hits during reads 30310944Sandreas.hansson@arm.comsystem.physmem.writeRowHits 480836 # Number of row buffer hits during writes 30410944Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 81.00 # Row buffer hit rate for reads 30510944Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 48.98 # Row buffer hit rate for writes 30610944Sandreas.hansson@arm.comsystem.physmem.avgGap 21250619.81 # Average gap between requests 30710944Sandreas.hansson@arm.comsystem.physmem.pageHitRate 66.89 # Row buffer hit rate, read and write combined 30810944Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 2808479520 # Energy for activate commands per rank (pJ) 30910944Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 1532404500 # Energy for precharge commands per rank (pJ) 31010944Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 4673861400 # Energy for read commands per rank (pJ) 31110944Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 3196149840 # Energy for write commands per rank (pJ) 31210944Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 3096718466400 # Energy for refresh commands per rank (pJ) 31310944Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 1173181763970 # Energy for active background per rank (pJ) 31410944Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 27418066728000 # Energy for precharge background per rank (pJ) 31510944Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 31700177853630 # Total energy per rank (pJ) 31610944Sandreas.hansson@arm.comsystem.physmem_0.averagePower 668.611477 # Core power per rank (mW) 31710944Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 45611956984095 # Time in different power states 31810944Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 1583189400000 # Time in different power states 31910628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 32010944Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 216810169905 # Time in different power states 32110628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 32210944Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 2768124240 # Energy for activate commands per rank (pJ) 32310944Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 1510385250 # Energy for precharge commands per rank (pJ) 32410944Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 5048596800 # Energy for read commands per rank (pJ) 32510944Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 3165006960 # Energy for write commands per rank (pJ) 32610944Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 3096718466400 # Energy for refresh commands per rank (pJ) 32710944Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 1175060323800 # Energy for active background per rank (pJ) 32810944Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 27416418868500 # Energy for precharge background per rank (pJ) 32910944Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 31700689771950 # Total energy per rank (pJ) 33010944Sandreas.hansson@arm.comsystem.physmem_1.averagePower 668.622274 # Core power per rank (mW) 33110944Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 45609169557313 # Time in different power states 33210944Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 1583189400000 # Time in different power states 33310628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 33410944Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 219597434187 # Time in different power states 33510628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 33610636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.inst 704 # Number of bytes read from this memory 33710636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 33810636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.inst 576 # Number of bytes read from this memory 33910636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 34010515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 1324 # Number of bytes read from this memory 34110515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 704 # Number of instructions bytes read from this memory 34210515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 576 # Number of instructions bytes read from this memory 34310515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 1280 # Number of instructions bytes read from this memory 34410636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.inst 11 # Number of read requests responded to by this memory 34510636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 34610636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 34710636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 34810515SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 26 # Number of read requests responded to by this memory 34910636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.inst 15 # Total read bandwidth from this memory (bytes/s) 35010636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 35110515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu1.inst 12 # Total read bandwidth from this memory (bytes/s) 35210636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 35310515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 28 # Total read bandwidth from this memory (bytes/s) 35410515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 15 # Instruction read bandwidth from this memory (bytes/s) 35510515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 12 # Instruction read bandwidth from this memory (bytes/s) 35610515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 27 # Instruction read bandwidth from this memory (bytes/s) 35710636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.inst 15 # Total bandwidth to/from this memory (bytes/s) 35810636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 35910515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu1.inst 12 # Total bandwidth to/from this memory (bytes/s) 36010636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 36110515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 28 # Total bandwidth to/from this memory (bytes/s) 36210585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 36310585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 36410585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 36510944Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1671 # Number of full page size DMA writes. 36610944Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6846976 # Number of bytes transfered via DMA writes. 36710944Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1674 # Number of DMA write transactions. 36810944Sandreas.hansson@arm.comsystem.cpu0.branchPred.lookups 130279608 # Number of BP lookups 36910944Sandreas.hansson@arm.comsystem.cpu0.branchPred.condPredicted 91518189 # Number of conditional branches predicted 37010944Sandreas.hansson@arm.comsystem.cpu0.branchPred.condIncorrect 6235368 # Number of conditional branches incorrect 37110944Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBLookups 97695080 # Number of BTB lookups 37210944Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHits 70156250 # Number of BTB hits 37310585Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 37410944Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHitPct 71.811446 # BTB Hit Percentage 37510944Sandreas.hansson@arm.comsystem.cpu0.branchPred.usedRAS 15568853 # Number of times the RAS was used to get a target. 37610944Sandreas.hansson@arm.comsystem.cpu0.branchPred.RASInCorrect 1041049 # Number of incorrect RAS predictions. 37710515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 37810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 37910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38010628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38110628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 38310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 38410628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 38510628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 38610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 38710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 38810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 38910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 39010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 39110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 39210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 39310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 39410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 39510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 39610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 39710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 39810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 39910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 40010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 40110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 40210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 40310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 40410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 40510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 40610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 40710944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walks 272738 # Table walker walks requested 40810944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLong 272738 # Table walker walks initiated with long descriptors 40910944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 8357 # Level at which table walker walks with long descriptors terminate 41010944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 77299 # Level at which table walker walks with long descriptors terminate 41110944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 272738 # Table walker wait (enqueue to first request) latency 41210944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0 272738 100.00% 100.00% # Table walker wait (enqueue to first request) latency 41310944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 272738 # Table walker wait (enqueue to first request) latency 41410944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 85656 # Table walker service (enqueue to completion) latency 41510944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 20319.907537 # Table walker service (enqueue to completion) latency 41610944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 18687.643521 # Table walker service (enqueue to completion) latency 41710944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 12933.686898 # Table walker service (enqueue to completion) latency 41810944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::0-65535 84887 99.10% 99.10% # Table walker service (enqueue to completion) latency 41910944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-131071 657 0.77% 99.87% # Table walker service (enqueue to completion) latency 42010944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-196607 28 0.03% 99.90% # Table walker service (enqueue to completion) latency 42110944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-262143 42 0.05% 99.95% # Table walker service (enqueue to completion) latency 42210944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-327679 27 0.03% 99.98% # Table walker service (enqueue to completion) latency 42310944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-393215 12 0.01% 100.00% # Table walker service (enqueue to completion) latency 42410944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 42510944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::458752-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 42610944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 42710944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::total 85656 # Table walker service (enqueue to completion) latency 42810892Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::samples 669754704 # Table walker pending requests distribution 42910892Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::0 669754704 100.00% 100.00% # Table walker pending requests distribution 43010892Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::total 669754704 # Table walker pending requests distribution 43110944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 77299 90.24% 90.24% # Table walker page sizes translated 43210944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::2M 8357 9.76% 100.00% # Table walker page sizes translated 43310944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 85656 # Table walker page sizes translated 43410944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 272738 # Table walker requests started/completed, data/inst 43510628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 43610944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 272738 # Table walker requests started/completed, data/inst 43710944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 85656 # Table walker requests started/completed, data/inst 43810628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 43910944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 85656 # Table walker requests started/completed, data/inst 44010944Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 358394 # Table walker requests started/completed, data/inst 44110585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 44210585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 44310944Sandreas.hansson@arm.comsystem.cpu0.dtb.read_hits 83911764 # DTB read hits 44410944Sandreas.hansson@arm.comsystem.cpu0.dtb.read_misses 226051 # DTB read misses 44510944Sandreas.hansson@arm.comsystem.cpu0.dtb.write_hits 74892635 # DTB write hits 44610944Sandreas.hansson@arm.comsystem.cpu0.dtb.write_misses 46687 # DTB write misses 44710585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 44810585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 44910944Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 38178 # Number of times TLB was flushed by MVA & ASID 45010944Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_asid 1015 # Number of times TLB was flushed by ASID 45110944Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_entries 35474 # Number of entries that have been flushed from TLB 45210944Sandreas.hansson@arm.comsystem.cpu0.dtb.align_faults 1932 # Number of TLB faults due to alignment restrictions 45310944Sandreas.hansson@arm.comsystem.cpu0.dtb.prefetch_faults 8858 # Number of TLB faults due to prefetch 45410585Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 45510944Sandreas.hansson@arm.comsystem.cpu0.dtb.perms_faults 11487 # Number of TLB faults due to permissions restrictions 45610944Sandreas.hansson@arm.comsystem.cpu0.dtb.read_accesses 84137815 # DTB read accesses 45710944Sandreas.hansson@arm.comsystem.cpu0.dtb.write_accesses 74939322 # DTB write accesses 45810585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 45910944Sandreas.hansson@arm.comsystem.cpu0.dtb.hits 158804399 # DTB hits 46010944Sandreas.hansson@arm.comsystem.cpu0.dtb.misses 272738 # DTB misses 46110944Sandreas.hansson@arm.comsystem.cpu0.dtb.accesses 159077137 # DTB accesses 46210628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 46310628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 46410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 46510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 46610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 46710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 46810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 46910628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 47010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 47110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 47210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 47310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 47410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 47510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 47610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 47710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 47810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 47910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 48010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 48110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 48210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 48310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 48410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 48510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 48610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 48710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 48810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 48910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 49010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 49110944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walks 68078 # Table walker walks requested 49210944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLong 68078 # Table walker walks initiated with long descriptors 49310944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 722 # Level at which table walker walks with long descriptors terminate 49410944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 61066 # Level at which table walker walks with long descriptors terminate 49510944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 68078 # Table walker wait (enqueue to first request) latency 49610944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::0 68078 100.00% 100.00% # Table walker wait (enqueue to first request) latency 49710944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 68078 # Table walker wait (enqueue to first request) latency 49810944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::samples 61788 # Table walker service (enqueue to completion) latency 49910944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::mean 22737.489480 # Table walker service (enqueue to completion) latency 50010944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 21008.732396 # Table walker service (enqueue to completion) latency 50110944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 13692.086470 # Table walker service (enqueue to completion) latency 50210944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::0-32767 57025 92.29% 92.29% # Table walker service (enqueue to completion) latency 50310944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::32768-65535 3907 6.32% 98.61% # Table walker service (enqueue to completion) latency 50410944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::65536-98303 284 0.46% 99.07% # Table walker service (enqueue to completion) latency 50510944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::98304-131071 503 0.81% 99.89% # Table walker service (enqueue to completion) latency 50610944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::131072-163839 12 0.02% 99.91% # Table walker service (enqueue to completion) latency 50710944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::163840-196607 9 0.01% 99.92% # Table walker service (enqueue to completion) latency 50810944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::196608-229375 25 0.04% 99.96% # Table walker service (enqueue to completion) latency 50910944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::229376-262143 7 0.01% 99.97% # Table walker service (enqueue to completion) latency 51010944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::262144-294911 3 0.00% 99.98% # Table walker service (enqueue to completion) latency 51110944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::294912-327679 6 0.01% 99.99% # Table walker service (enqueue to completion) latency 51210944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-360447 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 51310944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::360448-393215 5 0.01% 100.00% # Table walker service (enqueue to completion) latency 51410944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::total 61788 # Table walker service (enqueue to completion) latency 51510892Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::samples 669040204 # Table walker pending requests distribution 51610892Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::0 669040204 100.00% 100.00% # Table walker pending requests distribution 51710892Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::total 669040204 # Table walker pending requests distribution 51810944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 61066 98.83% 98.83% # Table walker page sizes translated 51910944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::2M 722 1.17% 100.00% # Table walker page sizes translated 52010944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 61788 # Table walker page sizes translated 52110628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 52210944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 68078 # Table walker requests started/completed, data/inst 52310944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 68078 # Table walker requests started/completed, data/inst 52410628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 52510944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 61788 # Table walker requests started/completed, data/inst 52610944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 61788 # Table walker requests started/completed, data/inst 52710944Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 129866 # Table walker requests started/completed, data/inst 52810944Sandreas.hansson@arm.comsystem.cpu0.itb.inst_hits 232943519 # ITB inst hits 52910944Sandreas.hansson@arm.comsystem.cpu0.itb.inst_misses 68078 # ITB inst misses 53010585Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 53110585Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 53210585Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 53310585Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 53410585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 53510585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 53610944Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 38178 # Number of times TLB was flushed by MVA & ASID 53710944Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_asid 1015 # Number of times TLB was flushed by ASID 53810944Sandreas.hansson@arm.comsystem.cpu0.itb.flush_entries 25164 # Number of entries that have been flushed from TLB 53910585Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 54010585Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 54110585Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 54210944Sandreas.hansson@arm.comsystem.cpu0.itb.perms_faults 198596 # Number of TLB faults due to permissions restrictions 54310585Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 54410585Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 54510944Sandreas.hansson@arm.comsystem.cpu0.itb.inst_accesses 233011597 # ITB inst accesses 54610944Sandreas.hansson@arm.comsystem.cpu0.itb.hits 232943519 # DTB hits 54710944Sandreas.hansson@arm.comsystem.cpu0.itb.misses 68078 # DTB misses 54810944Sandreas.hansson@arm.comsystem.cpu0.itb.accesses 233011597 # DTB accesses 54910944Sandreas.hansson@arm.comsystem.cpu0.numCycles 944358949 # number of cpu cycles simulated 55010585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 55110585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 55210944Sandreas.hansson@arm.comsystem.cpu0.committedInsts 433389926 # Number of instructions committed 55310944Sandreas.hansson@arm.comsystem.cpu0.committedOps 509312382 # Number of ops (including micro ops) committed 55410944Sandreas.hansson@arm.comsystem.cpu0.discardedOps 43329563 # Number of ops (including micro ops) which were discarded before commit 55510944Sandreas.hansson@arm.comsystem.cpu0.numFetchSuspends 4813 # Number of times Execute suspended instruction fetching 55610944Sandreas.hansson@arm.comsystem.cpu0.quiesceCycles 93880363578 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 55710944Sandreas.hansson@arm.comsystem.cpu0.cpi 2.179005 # CPI: cycles per instruction 55810944Sandreas.hansson@arm.comsystem.cpu0.ipc 0.458925 # IPC: instructions per cycle 55910585Sandreas.hansson@arm.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 56010944Sandreas.hansson@arm.comsystem.cpu0.kern.inst.quiesce 13422 # number of quiesce instructions executed 56110944Sandreas.hansson@arm.comsystem.cpu0.tickCycles 695520331 # Number of cycles that the object actually ticked 56210944Sandreas.hansson@arm.comsystem.cpu0.idleCycles 248838618 # Total number of cycles that the object has spent stopped 56310944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.replacements 5405789 # number of replacements 56410944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tagsinuse 500.914885 # Cycle average of tags in use 56510944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.total_refs 150600436 # Total number of references to valid blocks. 56610944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.sampled_refs 5406301 # Sample count of references to valid blocks. 56710944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.avg_refs 27.856465 # Average number of references to valid blocks. 56810944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 4974406000 # Cycle when the warmup percentage was hit. 56910944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 500.914885 # Average occupied blocks per requestor 57010944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.978349 # Average percentage of cache occupancy 57110944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.978349 # Average percentage of cache occupancy 57210944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 57310944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id 57410944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 405 # Occupied blocks per task id 57510944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 32 # Occupied blocks per task id 57610944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 57710944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tag_accesses 320300004 # Number of tag accesses 57810944Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.data_accesses 320300004 # Number of data accesses 57910944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 77010804 # number of ReadReq hits 58010944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::total 77010804 # number of ReadReq hits 58110944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 69515704 # number of WriteReq hits 58210944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::total 69515704 # number of WriteReq hits 58310944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 254236 # number of SoftPFReq hits 58410944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::total 254236 # number of SoftPFReq hits 58510944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_hits::cpu0.data 165535 # number of WriteLineReq hits 58610944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_hits::total 165535 # number of WriteLineReq hits 58710944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1598340 # number of LoadLockedReq hits 58810944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1598340 # number of LoadLockedReq hits 58910944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1577518 # number of StoreCondReq hits 59010944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 1577518 # number of StoreCondReq hits 59110944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 146526508 # number of demand (read+write) hits 59210944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::total 146526508 # number of demand (read+write) hits 59310944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 146780744 # number of overall hits 59410944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::total 146780744 # number of overall hits 59510944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 3243116 # number of ReadReq misses 59610944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::total 3243116 # number of ReadReq misses 59710944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 2266198 # number of WriteReq misses 59810944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::total 2266198 # number of WriteReq misses 59910944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 618205 # number of SoftPFReq misses 60010944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::total 618205 # number of SoftPFReq misses 60110944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_misses::cpu0.data 821296 # number of WriteLineReq misses 60210944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_misses::total 821296 # number of WriteLineReq misses 60310944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 155401 # number of LoadLockedReq misses 60410944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 155401 # number of LoadLockedReq misses 60510944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 174722 # number of StoreCondReq misses 60610944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 174722 # number of StoreCondReq misses 60710944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 5509314 # number of demand (read+write) misses 60810944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::total 5509314 # number of demand (read+write) misses 60910944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 6127519 # number of overall misses 61010944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::total 6127519 # number of overall misses 61110944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 48375468500 # number of ReadReq miss cycles 61210944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 48375468500 # number of ReadReq miss cycles 61310944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 42499797000 # number of WriteReq miss cycles 61410944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 42499797000 # number of WriteReq miss cycles 61510944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data 51670537000 # number of WriteLineReq miss cycles 61610944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::total 51670537000 # number of WriteLineReq miss cycles 61710944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2317304500 # number of LoadLockedReq miss cycles 61810944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 2317304500 # number of LoadLockedReq miss cycles 61910944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 3678685500 # number of StoreCondReq miss cycles 62010944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 3678685500 # number of StoreCondReq miss cycles 62110944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 2406500 # number of StoreCondFailReq miss cycles 62210944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 2406500 # number of StoreCondFailReq miss cycles 62310944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 90875265500 # number of demand (read+write) miss cycles 62410944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::total 90875265500 # number of demand (read+write) miss cycles 62510944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 90875265500 # number of overall miss cycles 62610944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::total 90875265500 # number of overall miss cycles 62710944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 80253920 # number of ReadReq accesses(hits+misses) 62810944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 80253920 # number of ReadReq accesses(hits+misses) 62910944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 71781902 # number of WriteReq accesses(hits+misses) 63010944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 71781902 # number of WriteReq accesses(hits+misses) 63110944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 872441 # number of SoftPFReq accesses(hits+misses) 63210944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::total 872441 # number of SoftPFReq accesses(hits+misses) 63310944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::cpu0.data 986831 # number of WriteLineReq accesses(hits+misses) 63410944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::total 986831 # number of WriteLineReq accesses(hits+misses) 63510944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1753741 # number of LoadLockedReq accesses(hits+misses) 63610944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 1753741 # number of LoadLockedReq accesses(hits+misses) 63710944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1752240 # number of StoreCondReq accesses(hits+misses) 63810944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 1752240 # number of StoreCondReq accesses(hits+misses) 63910944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 152035822 # number of demand (read+write) accesses 64010944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::total 152035822 # number of demand (read+write) accesses 64110944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 152908263 # number of overall (read+write) accesses 64210944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::total 152908263 # number of overall (read+write) accesses 64310944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.040411 # miss rate for ReadReq accesses 64410944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.040411 # miss rate for ReadReq accesses 64510944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.031571 # miss rate for WriteReq accesses 64610944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.031571 # miss rate for WriteReq accesses 64710944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.708592 # miss rate for SoftPFReq accesses 64810944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.708592 # miss rate for SoftPFReq accesses 64910944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.832256 # miss rate for WriteLineReq accesses 65010944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::total 0.832256 # miss rate for WriteLineReq accesses 65110944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088611 # miss rate for LoadLockedReq accesses 65210944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088611 # miss rate for LoadLockedReq accesses 65310944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.099714 # miss rate for StoreCondReq accesses 65410944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.099714 # miss rate for StoreCondReq accesses 65510944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.036237 # miss rate for demand accesses 65610944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.036237 # miss rate for demand accesses 65710944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.040073 # miss rate for overall accesses 65810944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.040073 # miss rate for overall accesses 65910944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14916.354672 # average ReadReq miss latency 66010944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 14916.354672 # average ReadReq miss latency 66110944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 18753.788063 # average WriteReq miss latency 66210944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 18753.788063 # average WriteReq miss latency 66310944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 62913.416113 # average WriteLineReq miss latency 66410944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::total 62913.416113 # average WriteLineReq miss latency 66510944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14911.773412 # average LoadLockedReq miss latency 66610944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14911.773412 # average LoadLockedReq miss latency 66710944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21054.506588 # average StoreCondReq miss latency 66810944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21054.506588 # average StoreCondReq miss latency 66910636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 67010585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 67110944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16494.842280 # average overall miss latency 67210944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 16494.842280 # average overall miss latency 67310944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14830.678697 # average overall miss latency 67410944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 14830.678697 # average overall miss latency 67510585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 67610585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 67710585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 67810585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 67910585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 68010585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 68110585Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 68210585Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 68310944Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::writebacks 3720174 # number of writebacks 68410944Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::total 3720174 # number of writebacks 68510944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 395501 # number of ReadReq MSHR hits 68610944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 395501 # number of ReadReq MSHR hits 68710944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 949612 # number of WriteReq MSHR hits 68810944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 949612 # number of WriteReq MSHR hits 68910944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data 96 # number of WriteLineReq MSHR hits 69010944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::total 96 # number of WriteLineReq MSHR hits 69110944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 41791 # number of LoadLockedReq MSHR hits 69210944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 41791 # number of LoadLockedReq MSHR hits 69310944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 77 # number of StoreCondReq MSHR hits 69410944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::total 77 # number of StoreCondReq MSHR hits 69510944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 1345113 # number of demand (read+write) MSHR hits 69610944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 1345113 # number of demand (read+write) MSHR hits 69710944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 1345113 # number of overall MSHR hits 69810944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 1345113 # number of overall MSHR hits 69910944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2847615 # number of ReadReq MSHR misses 70010944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 2847615 # number of ReadReq MSHR misses 70110944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1316586 # number of WriteReq MSHR misses 70210944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1316586 # number of WriteReq MSHR misses 70310944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 612491 # number of SoftPFReq MSHR misses 70410944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::total 612491 # number of SoftPFReq MSHR misses 70510944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data 821200 # number of WriteLineReq MSHR misses 70610944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::total 821200 # number of WriteLineReq MSHR misses 70710944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 113610 # number of LoadLockedReq MSHR misses 70810944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 113610 # number of LoadLockedReq MSHR misses 70910944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 174645 # number of StoreCondReq MSHR misses 71010944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 174645 # number of StoreCondReq MSHR misses 71110944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 4164201 # number of demand (read+write) MSHR misses 71210944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 4164201 # number of demand (read+write) MSHR misses 71310944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 4776692 # number of overall MSHR misses 71410944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 4776692 # number of overall MSHR misses 71510944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 30167 # number of ReadReq MSHR uncacheable 71610944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 30167 # number of ReadReq MSHR uncacheable 71710944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 29885 # number of WriteReq MSHR uncacheable 71810944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 29885 # number of WriteReq MSHR uncacheable 71910944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 60052 # number of overall MSHR uncacheable misses 72010944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 60052 # number of overall MSHR uncacheable misses 72110944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 38218904500 # number of ReadReq MSHR miss cycles 72210944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 38218904500 # number of ReadReq MSHR miss cycles 72310944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 23577025500 # number of WriteReq MSHR miss cycles 72410944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 23577025500 # number of WriteReq MSHR miss cycles 72510944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 13456556000 # number of SoftPFReq MSHR miss cycles 72610944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 13456556000 # number of SoftPFReq MSHR miss cycles 72710944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data 50843266000 # number of WriteLineReq MSHR miss cycles 72810944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 50843266000 # number of WriteLineReq MSHR miss cycles 72910944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1513106500 # number of LoadLockedReq MSHR miss cycles 73010944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1513106500 # number of LoadLockedReq MSHR miss cycles 73110944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3501575000 # number of StoreCondReq MSHR miss cycles 73210944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3501575000 # number of StoreCondReq MSHR miss cycles 73310944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 2054500 # number of StoreCondFailReq MSHR miss cycles 73410944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 2054500 # number of StoreCondFailReq MSHR miss cycles 73510944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 61795930000 # number of demand (read+write) MSHR miss cycles 73610944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 61795930000 # number of demand (read+write) MSHR miss cycles 73710944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 75252486000 # number of overall MSHR miss cycles 73810944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 75252486000 # number of overall MSHR miss cycles 73910944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5426212000 # number of ReadReq MSHR uncacheable cycles 74010944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5426212000 # number of ReadReq MSHR uncacheable cycles 74110944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5134567500 # number of WriteReq MSHR uncacheable cycles 74210944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5134567500 # number of WriteReq MSHR uncacheable cycles 74310944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 10560779500 # number of overall MSHR uncacheable cycles 74410944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 10560779500 # number of overall MSHR uncacheable cycles 74510944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.035483 # mshr miss rate for ReadReq accesses 74610944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.035483 # mshr miss rate for ReadReq accesses 74710944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018341 # mshr miss rate for WriteReq accesses 74810944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018341 # mshr miss rate for WriteReq accesses 74910944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.702043 # mshr miss rate for SoftPFReq accesses 75010944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.702043 # mshr miss rate for SoftPFReq accesses 75110944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data 0.832159 # mshr miss rate for WriteLineReq accesses 75210944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.832159 # mshr miss rate for WriteLineReq accesses 75310944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.064782 # mshr miss rate for LoadLockedReq accesses 75410944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.064782 # mshr miss rate for LoadLockedReq accesses 75510944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.099670 # mshr miss rate for StoreCondReq accesses 75610944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.099670 # mshr miss rate for StoreCondReq accesses 75710944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027390 # mshr miss rate for demand accesses 75810944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.027390 # mshr miss rate for demand accesses 75910944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.031239 # mshr miss rate for overall accesses 76010944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.031239 # mshr miss rate for overall accesses 76110944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13421.373500 # average ReadReq mshr miss latency 76210944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13421.373500 # average ReadReq mshr miss latency 76310944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 17907.698775 # average WriteReq mshr miss latency 76410944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17907.698775 # average WriteReq mshr miss latency 76510944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 21970.210175 # average SoftPFReq mshr miss latency 76610944Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21970.210175 # average SoftPFReq mshr miss latency 76710944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 61913.377983 # average WriteLineReq mshr miss latency 76810944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 61913.377983 # average WriteLineReq mshr miss latency 76910944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13318.427075 # average LoadLockedReq mshr miss latency 77010944Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13318.427075 # average LoadLockedReq mshr miss latency 77110944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 20049.672192 # average StoreCondReq mshr miss latency 77210944Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20049.672192 # average StoreCondReq mshr miss latency 77310636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 77410585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 77510944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14839.804803 # average overall mshr miss latency 77610944Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 14839.804803 # average overall mshr miss latency 77710944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15754.100537 # average overall mshr miss latency 77810944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 15754.100537 # average overall mshr miss latency 77910944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 179872.443398 # average ReadReq mshr uncacheable latency 78010944Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179872.443398 # average ReadReq mshr uncacheable latency 78110944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 171810.858290 # average WriteReq mshr uncacheable latency 78210944Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 171810.858290 # average WriteReq mshr uncacheable latency 78310944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 175860.579165 # average overall mshr uncacheable latency 78410944Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 175860.579165 # average overall mshr uncacheable latency 78510585Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 78610944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.replacements 9471710 # number of replacements 78710944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tagsinuse 511.926461 # Cycle average of tags in use 78810944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.total_refs 223265309 # Total number of references to valid blocks. 78910944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.sampled_refs 9472222 # Sample count of references to valid blocks. 79010944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.avg_refs 23.570532 # Average number of references to valid blocks. 79110944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.warmup_cycle 29829927000 # Cycle when the warmup percentage was hit. 79210944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.926461 # Average occupied blocks per requestor 79310944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999856 # Average percentage of cache occupancy 79410944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999856 # Average percentage of cache occupancy 79510585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 79610944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id 79710944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 346 # Occupied blocks per task id 79810944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 62 # Occupied blocks per task id 79910585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 80010944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tag_accesses 474947313 # Number of tag accesses 80110944Sandreas.hansson@arm.comsystem.cpu0.icache.tags.data_accesses 474947313 # Number of data accesses 80210944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 223265309 # number of ReadReq hits 80310944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::total 223265309 # number of ReadReq hits 80410944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 223265309 # number of demand (read+write) hits 80510944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::total 223265309 # number of demand (read+write) hits 80610944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 223265309 # number of overall hits 80710944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::total 223265309 # number of overall hits 80810944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 9472232 # number of ReadReq misses 80910944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::total 9472232 # number of ReadReq misses 81010944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 9472232 # number of demand (read+write) misses 81110944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::total 9472232 # number of demand (read+write) misses 81210944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 9472232 # number of overall misses 81310944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::total 9472232 # number of overall misses 81410944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 93317915500 # number of ReadReq miss cycles 81510944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 93317915500 # number of ReadReq miss cycles 81610944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 93317915500 # number of demand (read+write) miss cycles 81710944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::total 93317915500 # number of demand (read+write) miss cycles 81810944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 93317915500 # number of overall miss cycles 81910944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::total 93317915500 # number of overall miss cycles 82010944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 232737541 # number of ReadReq accesses(hits+misses) 82110944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::total 232737541 # number of ReadReq accesses(hits+misses) 82210944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 232737541 # number of demand (read+write) accesses 82310944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::total 232737541 # number of demand (read+write) accesses 82410944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 232737541 # number of overall (read+write) accesses 82510944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::total 232737541 # number of overall (read+write) accesses 82610944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.040699 # miss rate for ReadReq accesses 82710944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.040699 # miss rate for ReadReq accesses 82810944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.040699 # miss rate for demand accesses 82910944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.040699 # miss rate for demand accesses 83010944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.040699 # miss rate for overall accesses 83110944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.040699 # miss rate for overall accesses 83210944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 9851.734575 # average ReadReq miss latency 83310944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 9851.734575 # average ReadReq miss latency 83410944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 9851.734575 # average overall miss latency 83510944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 9851.734575 # average overall miss latency 83610944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 9851.734575 # average overall miss latency 83710944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 9851.734575 # average overall miss latency 83810585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 83910585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 84010585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 84110585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 84210585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 84310585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 84410585Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 84510585Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 84610944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 9472232 # number of ReadReq MSHR misses 84710944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 9472232 # number of ReadReq MSHR misses 84810944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 9472232 # number of demand (read+write) MSHR misses 84910944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::total 9472232 # number of demand (read+write) MSHR misses 85010944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 9472232 # number of overall MSHR misses 85110944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::total 9472232 # number of overall MSHR misses 85210892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 52292 # number of ReadReq MSHR uncacheable 85310892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 52292 # number of ReadReq MSHR uncacheable 85410892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 52292 # number of overall MSHR uncacheable misses 85510892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 52292 # number of overall MSHR uncacheable misses 85610944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 88581800000 # number of ReadReq MSHR miss cycles 85710944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 88581800000 # number of ReadReq MSHR miss cycles 85810944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 88581800000 # number of demand (read+write) MSHR miss cycles 85910944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 88581800000 # number of demand (read+write) MSHR miss cycles 86010944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 88581800000 # number of overall MSHR miss cycles 86110944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 88581800000 # number of overall MSHR miss cycles 86210892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4777780500 # number of ReadReq MSHR uncacheable cycles 86310892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 4777780500 # number of ReadReq MSHR uncacheable cycles 86410892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 4777780500 # number of overall MSHR uncacheable cycles 86510892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 4777780500 # number of overall MSHR uncacheable cycles 86610944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.040699 # mshr miss rate for ReadReq accesses 86710944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.040699 # mshr miss rate for ReadReq accesses 86810944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.040699 # mshr miss rate for demand accesses 86910944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.040699 # mshr miss rate for demand accesses 87010944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.040699 # mshr miss rate for overall accesses 87110944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.040699 # mshr miss rate for overall accesses 87210944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 9351.734628 # average ReadReq mshr miss latency 87310944Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 9351.734628 # average ReadReq mshr miss latency 87410944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 9351.734628 # average overall mshr miss latency 87510944Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 9351.734628 # average overall mshr miss latency 87610944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 9351.734628 # average overall mshr miss latency 87710944Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 9351.734628 # average overall mshr miss latency 87810892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 91367.331523 # average ReadReq mshr uncacheable latency 87910892Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 91367.331523 # average ReadReq mshr uncacheable latency 88010892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 91367.331523 # average overall mshr uncacheable latency 88110892Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 91367.331523 # average overall mshr uncacheable latency 88210585Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 88310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 7001248 # number of hwpf issued 88410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 7002240 # number of prefetch candidates identified 88510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 870 # number of redundant prefetches already in prefetch queue 88610628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 88710628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 88810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 934040 # number of prefetches not generated due to page crossing 88910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.replacements 2602937 # number of replacements 89010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tagsinuse 16189.396586 # Cycle average of tags in use 89110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.total_refs 26055882 # Total number of references to valid blocks. 89210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.sampled_refs 2619045 # Sample count of references to valid blocks. 89310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.avg_refs 9.948619 # Average number of references to valid blocks. 89410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 27364878000 # Cycle when the warmup percentage was hit. 89510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 6164.786775 # Average occupied blocks per requestor 89610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 75.653187 # Average occupied blocks per requestor 89710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 79.660205 # Average occupied blocks per requestor 89810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.inst 5461.877118 # Average occupied blocks per requestor 89910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.data 3523.510222 # Average occupied blocks per requestor 90010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 883.909079 # Average occupied blocks per requestor 90110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.376269 # Average percentage of cache occupancy 90210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.004618 # Average percentage of cache occupancy 90310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.004862 # Average percentage of cache occupancy 90410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.333367 # Average percentage of cache occupancy 90510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.data 0.215058 # Average percentage of cache occupancy 90610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.053950 # Average percentage of cache occupancy 90710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.988122 # Average percentage of cache occupancy 90810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 1484 # Occupied blocks per task id 90910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 72 # Occupied blocks per task id 91010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 14552 # Occupied blocks per task id 91110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 26 # Occupied blocks per task id 91210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 652 # Occupied blocks per task id 91310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 737 # Occupied blocks per task id 91410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 69 # Occupied blocks per task id 91510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 15 # Occupied blocks per task id 91610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 56 # Occupied blocks per task id 91710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 1 # Occupied blocks per task id 91810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 126 # Occupied blocks per task id 91910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 1133 # Occupied blocks per task id 92010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5245 # Occupied blocks per task id 92110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7645 # Occupied blocks per task id 92210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 403 # Occupied blocks per task id 92310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.090576 # Percentage of cache occupancy per task id 92410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.004395 # Percentage of cache occupancy per task id 92510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.888184 # Percentage of cache occupancy per task id 92610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tag_accesses 499794711 # Number of tag accesses 92710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.data_accesses 499794711 # Number of data accesses 92810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 477670 # number of ReadReq hits 92910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 164902 # number of ReadReq hits 93010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 642572 # number of ReadReq hits 93110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::writebacks 3720171 # number of Writeback hits 93210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::total 3720171 # number of Writeback hits 93310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 100086 # number of UpgradeReq hits 93410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 100086 # number of UpgradeReq hits 93510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 33531 # number of SCUpgradeReq hits 93610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::total 33531 # number of SCUpgradeReq hits 93710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 842117 # number of ReadExReq hits 93810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 842117 # number of ReadExReq hits 93910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 8718803 # number of ReadCleanReq hits 94010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::total 8718803 # number of ReadCleanReq hits 94110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 2638824 # number of ReadSharedReq hits 94210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::total 2638824 # number of ReadSharedReq hits 94310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::cpu0.data 235281 # number of InvalidateReq hits 94410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::total 235281 # number of InvalidateReq hits 94510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 477670 # number of demand (read+write) hits 94610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 164902 # number of demand (read+write) hits 94710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 8718803 # number of demand (read+write) hits 94810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 3480941 # number of demand (read+write) hits 94910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::total 12842316 # number of demand (read+write) hits 95010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 477670 # number of overall hits 95110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 164902 # number of overall hits 95210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 8718803 # number of overall hits 95310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 3480941 # number of overall hits 95410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::total 12842316 # number of overall hits 95510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 10606 # number of ReadReq misses 95610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 7872 # number of ReadReq misses 95710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 18478 # number of ReadReq misses 95810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_misses::writebacks 1 # number of Writeback misses 95910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_misses::total 1 # number of Writeback misses 96010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 123653 # number of UpgradeReq misses 96110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 123653 # number of UpgradeReq misses 96210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 141112 # number of SCUpgradeReq misses 96310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 141112 # number of SCUpgradeReq misses 96410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 2 # number of SCUpgradeFailReq misses 96510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 2 # number of SCUpgradeFailReq misses 96610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 262527 # number of ReadExReq misses 96710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 262527 # number of ReadExReq misses 96810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 753428 # number of ReadCleanReq misses 96910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::total 753428 # number of ReadCleanReq misses 97010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 934617 # number of ReadSharedReq misses 97110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::total 934617 # number of ReadSharedReq misses 97210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::cpu0.data 584428 # number of InvalidateReq misses 97310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::total 584428 # number of InvalidateReq misses 97410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 10606 # number of demand (read+write) misses 97510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 7872 # number of demand (read+write) misses 97610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 753428 # number of demand (read+write) misses 97710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1197144 # number of demand (read+write) misses 97810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::total 1969050 # number of demand (read+write) misses 97910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 10606 # number of overall misses 98010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 7872 # number of overall misses 98110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 753428 # number of overall misses 98210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1197144 # number of overall misses 98310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::total 1969050 # number of overall misses 98410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 328744000 # number of ReadReq miss cycles 98510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 264590000 # number of ReadReq miss cycles 98610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 593334000 # number of ReadReq miss cycles 98710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2720179500 # number of UpgradeReq miss cycles 98810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 2720179500 # number of UpgradeReq miss cycles 98910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 2942818999 # number of SCUpgradeReq miss cycles 99010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 2942818999 # number of SCUpgradeReq miss cycles 99110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 1986000 # number of SCUpgradeFailReq miss cycles 99210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 1986000 # number of SCUpgradeFailReq miss cycles 99310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 12019318999 # number of ReadExReq miss cycles 99410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 12019318999 # number of ReadExReq miss cycles 99510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 22377694500 # number of ReadCleanReq miss cycles 99610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::total 22377694500 # number of ReadCleanReq miss cycles 99710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 30534644990 # number of ReadSharedReq miss cycles 99810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::total 30534644990 # number of ReadSharedReq miss cycles 99910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data 47939774000 # number of InvalidateReq miss cycles 100010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::total 47939774000 # number of InvalidateReq miss cycles 100110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 328744000 # number of demand (read+write) miss cycles 100210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 264590000 # number of demand (read+write) miss cycles 100310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 22377694500 # number of demand (read+write) miss cycles 100410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 42553963989 # number of demand (read+write) miss cycles 100510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::total 65524992489 # number of demand (read+write) miss cycles 100610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 328744000 # number of overall miss cycles 100710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 264590000 # number of overall miss cycles 100810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 22377694500 # number of overall miss cycles 100910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 42553963989 # number of overall miss cycles 101010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::total 65524992489 # number of overall miss cycles 101110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 488276 # number of ReadReq accesses(hits+misses) 101210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 172774 # number of ReadReq accesses(hits+misses) 101310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 661050 # number of ReadReq accesses(hits+misses) 101410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::writebacks 3720172 # number of Writeback accesses(hits+misses) 101510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::total 3720172 # number of Writeback accesses(hits+misses) 101610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 223739 # number of UpgradeReq accesses(hits+misses) 101710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 223739 # number of UpgradeReq accesses(hits+misses) 101810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 174643 # number of SCUpgradeReq accesses(hits+misses) 101910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 174643 # number of SCUpgradeReq accesses(hits+misses) 102010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 2 # number of SCUpgradeFailReq accesses(hits+misses) 102110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 2 # number of SCUpgradeFailReq accesses(hits+misses) 102210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1104644 # number of ReadExReq accesses(hits+misses) 102310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1104644 # number of ReadExReq accesses(hits+misses) 102410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 9472231 # number of ReadCleanReq accesses(hits+misses) 102510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::total 9472231 # number of ReadCleanReq accesses(hits+misses) 102610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 3573441 # number of ReadSharedReq accesses(hits+misses) 102710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::total 3573441 # number of ReadSharedReq accesses(hits+misses) 102810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::cpu0.data 819709 # number of InvalidateReq accesses(hits+misses) 102910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::total 819709 # number of InvalidateReq accesses(hits+misses) 103010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 488276 # number of demand (read+write) accesses 103110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 172774 # number of demand (read+write) accesses 103210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 9472231 # number of demand (read+write) accesses 103310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 4678085 # number of demand (read+write) accesses 103410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::total 14811366 # number of demand (read+write) accesses 103510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 488276 # number of overall (read+write) accesses 103610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 172774 # number of overall (read+write) accesses 103710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 9472231 # number of overall (read+write) accesses 103810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 4678085 # number of overall (read+write) accesses 103910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::total 14811366 # number of overall (read+write) accesses 104010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.021721 # miss rate for ReadReq accesses 104110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.045562 # miss rate for ReadReq accesses 104210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.027952 # miss rate for ReadReq accesses 104310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_miss_rate::writebacks 0.000000 # miss rate for Writeback accesses 104410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_miss_rate::total 0.000000 # miss rate for Writeback accesses 104510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.552666 # miss rate for UpgradeReq accesses 104610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.552666 # miss rate for UpgradeReq accesses 104710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.808003 # miss rate for SCUpgradeReq accesses 104810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.808003 # miss rate for SCUpgradeReq accesses 104910636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 105010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 105110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.237658 # miss rate for ReadExReq accesses 105210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.237658 # miss rate for ReadExReq accesses 105310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.079541 # miss rate for ReadCleanReq accesses 105410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.079541 # miss rate for ReadCleanReq accesses 105510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.261545 # miss rate for ReadSharedReq accesses 105610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.261545 # miss rate for ReadSharedReq accesses 105710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data 0.712970 # miss rate for InvalidateReq accesses 105810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::total 0.712970 # miss rate for InvalidateReq accesses 105910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.021721 # miss rate for demand accesses 106010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.045562 # miss rate for demand accesses 106110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.079541 # miss rate for demand accesses 106210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.255905 # miss rate for demand accesses 106310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.132942 # miss rate for demand accesses 106410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.021721 # miss rate for overall accesses 106510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.045562 # miss rate for overall accesses 106610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.079541 # miss rate for overall accesses 106710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.255905 # miss rate for overall accesses 106810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.132942 # miss rate for overall accesses 106910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 30996.039977 # average ReadReq miss latency 107010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 33611.534553 # average ReadReq miss latency 107110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 32110.293322 # average ReadReq miss latency 107210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 21998.491747 # average UpgradeReq miss latency 107310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 21998.491747 # average UpgradeReq miss latency 107410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20854.491461 # average SCUpgradeReq miss latency 107510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20854.491461 # average SCUpgradeReq miss latency 107610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 993000 # average SCUpgradeFailReq miss latency 107710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 993000 # average SCUpgradeFailReq miss latency 107810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 45783.172775 # average ReadExReq miss latency 107910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 45783.172775 # average ReadExReq miss latency 108010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 29701.171844 # average ReadCleanReq miss latency 108110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 29701.171844 # average ReadCleanReq miss latency 108210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 32670.757102 # average ReadSharedReq miss latency 108310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 32670.757102 # average ReadSharedReq miss latency 108410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data 82028.537305 # average InvalidateReq miss latency 108510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::total 82028.537305 # average InvalidateReq miss latency 108610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 30996.039977 # average overall miss latency 108710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 33611.534553 # average overall miss latency 108810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 29701.171844 # average overall miss latency 108910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 35546.236701 # average overall miss latency 109010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 33277.465016 # average overall miss latency 109110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 30996.039977 # average overall miss latency 109210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 33611.534553 # average overall miss latency 109310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 29701.171844 # average overall miss latency 109410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 35546.236701 # average overall miss latency 109510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 33277.465016 # average overall miss latency 109610892Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 109710585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 109810892Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 109910585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 110010892Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 110110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 110210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 110310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 110410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::writebacks 1330364 # number of writebacks 110510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::total 1330364 # number of writebacks 110610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 2 # number of ReadReq MSHR hits 110710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits 110810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 5123 # number of ReadExReq MSHR hits 110910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 5123 # number of ReadExReq MSHR hits 111010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 12 # number of ReadCleanReq MSHR hits 111110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::total 12 # number of ReadCleanReq MSHR hits 111210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 628 # number of ReadSharedReq MSHR hits 111310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::total 628 # number of ReadSharedReq MSHR hits 111410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_hits::cpu0.data 2 # number of InvalidateReq MSHR hits 111510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_hits::total 2 # number of InvalidateReq MSHR hits 111610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 2 # number of demand (read+write) MSHR hits 111710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 12 # number of demand (read+write) MSHR hits 111810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 5751 # number of demand (read+write) MSHR hits 111910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::total 5765 # number of demand (read+write) MSHR hits 112010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 2 # number of overall MSHR hits 112110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 12 # number of overall MSHR hits 112210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 5751 # number of overall MSHR hits 112310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::total 5765 # number of overall MSHR hits 112410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 10606 # number of ReadReq MSHR misses 112510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 7870 # number of ReadReq MSHR misses 112610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 18476 # number of ReadReq MSHR misses 112710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_misses::writebacks 1 # number of Writeback MSHR misses 112810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_misses::total 1 # number of Writeback MSHR misses 112910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_misses::writebacks 106526 # number of CleanEvict MSHR misses 113010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_misses::total 106526 # number of CleanEvict MSHR misses 113110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 667181 # number of HardPFReq MSHR misses 113210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 667181 # number of HardPFReq MSHR misses 113310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 123653 # number of UpgradeReq MSHR misses 113410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 123653 # number of UpgradeReq MSHR misses 113510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 141112 # number of SCUpgradeReq MSHR misses 113610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 141112 # number of SCUpgradeReq MSHR misses 113710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 2 # number of SCUpgradeFailReq MSHR misses 113810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 2 # number of SCUpgradeFailReq MSHR misses 113910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 257404 # number of ReadExReq MSHR misses 114010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 257404 # number of ReadExReq MSHR misses 114110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 753416 # number of ReadCleanReq MSHR misses 114210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::total 753416 # number of ReadCleanReq MSHR misses 114310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 933989 # number of ReadSharedReq MSHR misses 114410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::total 933989 # number of ReadSharedReq MSHR misses 114510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data 584426 # number of InvalidateReq MSHR misses 114610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::total 584426 # number of InvalidateReq MSHR misses 114710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 10606 # number of demand (read+write) MSHR misses 114810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 7870 # number of demand (read+write) MSHR misses 114910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 753416 # number of demand (read+write) MSHR misses 115010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1191393 # number of demand (read+write) MSHR misses 115110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::total 1963285 # number of demand (read+write) MSHR misses 115210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 10606 # number of overall MSHR misses 115310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 7870 # number of overall MSHR misses 115410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 753416 # number of overall MSHR misses 115510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1191393 # number of overall MSHR misses 115610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 667181 # number of overall MSHR misses 115710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::total 2630466 # number of overall MSHR misses 115810892Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 52292 # number of ReadReq MSHR uncacheable 115910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 30167 # number of ReadReq MSHR uncacheable 116010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 82459 # number of ReadReq MSHR uncacheable 116110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 29885 # number of WriteReq MSHR uncacheable 116210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 29885 # number of WriteReq MSHR uncacheable 116310892Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 52292 # number of overall MSHR uncacheable misses 116410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 60052 # number of overall MSHR uncacheable misses 116510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 112344 # number of overall MSHR uncacheable misses 116610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 265108000 # number of ReadReq MSHR miss cycles 116710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 217332000 # number of ReadReq MSHR miss cycles 116810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 482440000 # number of ReadReq MSHR miss cycles 116910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 24692938914 # number of HardPFReq MSHR miss cycles 117010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 24692938914 # number of HardPFReq MSHR miss cycles 117110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 2507267996 # number of UpgradeReq MSHR miss cycles 117210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 2507267996 # number of UpgradeReq MSHR miss cycles 117310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2173502999 # number of SCUpgradeReq MSHR miss cycles 117410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2173502999 # number of SCUpgradeReq MSHR miss cycles 117510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 1716000 # number of SCUpgradeFailReq MSHR miss cycles 117610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 1716000 # number of SCUpgradeFailReq MSHR miss cycles 117710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 9909956499 # number of ReadExReq MSHR miss cycles 117810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 9909956499 # number of ReadExReq MSHR miss cycles 117910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 17856881500 # number of ReadCleanReq MSHR miss cycles 118010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 17856881500 # number of ReadCleanReq MSHR miss cycles 118110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 24870500990 # number of ReadSharedReq MSHR miss cycles 118210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 24870500990 # number of ReadSharedReq MSHR miss cycles 118310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data 44433114500 # number of InvalidateReq MSHR miss cycles 118410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total 44433114500 # number of InvalidateReq MSHR miss cycles 118510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 265108000 # number of demand (read+write) MSHR miss cycles 118610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 217332000 # number of demand (read+write) MSHR miss cycles 118710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 17856881500 # number of demand (read+write) MSHR miss cycles 118810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 34780457489 # number of demand (read+write) MSHR miss cycles 118910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 53119778989 # number of demand (read+write) MSHR miss cycles 119010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 265108000 # number of overall MSHR miss cycles 119110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 217332000 # number of overall MSHR miss cycles 119210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 17856881500 # number of overall MSHR miss cycles 119310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 34780457489 # number of overall MSHR miss cycles 119410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 24692938914 # number of overall MSHR miss cycles 119510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 77812717903 # number of overall MSHR miss cycles 119610892Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4359444500 # number of ReadReq MSHR uncacheable cycles 119710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5184743000 # number of ReadReq MSHR uncacheable cycles 119810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 9544187500 # number of ReadReq MSHR uncacheable cycles 119910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 4910404000 # number of WriteReq MSHR uncacheable cycles 120010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 4910404000 # number of WriteReq MSHR uncacheable cycles 120110892Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 4359444500 # number of overall MSHR uncacheable cycles 120210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 10095147000 # number of overall MSHR uncacheable cycles 120310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 14454591500 # number of overall MSHR uncacheable cycles 120410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.021721 # mshr miss rate for ReadReq accesses 120510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.045551 # mshr miss rate for ReadReq accesses 120610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.027949 # mshr miss rate for ReadReq accesses 120710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_miss_rate::writebacks 0.000000 # mshr miss rate for Writeback accesses 120810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_miss_rate::total 0.000000 # mshr miss rate for Writeback accesses 120910892Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 121010892Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 121110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 121210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 121310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.552666 # mshr miss rate for UpgradeReq accesses 121410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.552666 # mshr miss rate for UpgradeReq accesses 121510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.808003 # mshr miss rate for SCUpgradeReq accesses 121610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.808003 # mshr miss rate for SCUpgradeReq accesses 121710636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 121810585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 121910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.233020 # mshr miss rate for ReadExReq accesses 122010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.233020 # mshr miss rate for ReadExReq accesses 122110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.079539 # mshr miss rate for ReadCleanReq accesses 122210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.079539 # mshr miss rate for ReadCleanReq accesses 122310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.261370 # mshr miss rate for ReadSharedReq accesses 122410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.261370 # mshr miss rate for ReadSharedReq accesses 122510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data 0.712968 # mshr miss rate for InvalidateReq accesses 122610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total 0.712968 # mshr miss rate for InvalidateReq accesses 122710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.021721 # mshr miss rate for demand accesses 122810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.045551 # mshr miss rate for demand accesses 122910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.079539 # mshr miss rate for demand accesses 123010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.254675 # mshr miss rate for demand accesses 123110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.132553 # mshr miss rate for demand accesses 123210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.021721 # mshr miss rate for overall accesses 123310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.045551 # mshr miss rate for overall accesses 123410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.079539 # mshr miss rate for overall accesses 123510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.254675 # mshr miss rate for overall accesses 123610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 123710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.177598 # mshr miss rate for overall accesses 123810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 24996.039977 # average ReadReq mshr miss latency 123910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 27615.247776 # average ReadReq mshr miss latency 124010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 26111.712492 # average ReadReq mshr miss latency 124110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 37010.854497 # average HardPFReq mshr miss latency 124210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 37010.854497 # average HardPFReq mshr miss latency 124310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20276.645096 # average UpgradeReq mshr miss latency 124410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20276.645096 # average UpgradeReq mshr miss latency 124510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15402.680134 # average SCUpgradeReq mshr miss latency 124610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15402.680134 # average SCUpgradeReq mshr miss latency 124710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 858000 # average SCUpgradeFailReq mshr miss latency 124810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 858000 # average SCUpgradeFailReq mshr miss latency 124910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 38499.621214 # average ReadExReq mshr miss latency 125010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 38499.621214 # average ReadExReq mshr miss latency 125110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 23701.224158 # average ReadCleanReq mshr miss latency 125210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 23701.224158 # average ReadCleanReq mshr miss latency 125310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 26628.258994 # average ReadSharedReq mshr miss latency 125410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26628.258994 # average ReadSharedReq mshr miss latency 125510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 76028.640923 # average InvalidateReq mshr miss latency 125610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 76028.640923 # average InvalidateReq mshr miss latency 125710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 24996.039977 # average overall mshr miss latency 125810944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 27615.247776 # average overall mshr miss latency 125910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 23701.224158 # average overall mshr miss latency 126010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 29193.102099 # average overall mshr miss latency 126110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 27056.580674 # average overall mshr miss latency 126210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 24996.039977 # average overall mshr miss latency 126310944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 27615.247776 # average overall mshr miss latency 126410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 23701.224158 # average overall mshr miss latency 126510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 29193.102099 # average overall mshr miss latency 126610944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 37010.854497 # average overall mshr miss latency 126710944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 29581.343345 # average overall mshr miss latency 126810892Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 83367.331523 # average ReadReq mshr uncacheable latency 126910944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 171868.034607 # average ReadReq mshr uncacheable latency 127010944Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 115744.642792 # average ReadReq mshr uncacheable latency 127110944Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 164309.988288 # average WriteReq mshr uncacheable latency 127210944Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 164309.988288 # average WriteReq mshr uncacheable latency 127310892Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 83367.331523 # average overall mshr uncacheable latency 127410944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 168106.757477 # average overall mshr uncacheable latency 127510944Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 128663.671402 # average overall mshr uncacheable latency 127610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 127710944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 876246 # Transaction distribution 127810944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 14005082 # Transaction distribution 127910944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 38305 # Transaction distribution 128010944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 29885 # Transaction distribution 128110944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::Writeback 6885213 # Transaction distribution 128210944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::CleanEvict 13979886 # Transaction distribution 128310944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 878417 # Transaction distribution 128410944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 473566 # Transaction distribution 128510944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 319318 # Transaction distribution 128610944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 460407 # Transaction distribution 128710944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 62 # Transaction distribution 128810944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 105 # Transaction distribution 128910944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1465787 # Transaction distribution 129010944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1113779 # Transaction distribution 129110944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadCleanReq 9472232 # Transaction distribution 129210944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadSharedReq 5781099 # Transaction distribution 129310944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateReq 926693 # Transaction distribution 129410944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateResp 819709 # Transaction distribution 129510944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 28518742 # Packet count per connected master and slave (bytes) 129610944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 17480007 # Packet count per connected master and slave (bytes) 129710944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 376075 # Packet count per connected master and slave (bytes) 129810944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1070420 # Packet count per connected master and slave (bytes) 129910944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count::total 47445244 # Packet count per connected master and slave (bytes) 130010944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 609569408 # Cumulative packet size per connected master and slave (bytes) 130110944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 544120273 # Cumulative packet size per connected master and slave (bytes) 130210944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1382192 # Cumulative packet size per connected master and slave (bytes) 130310944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 3906208 # Cumulative packet size per connected master and slave (bytes) 130410944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size::total 1158978081 # Cumulative packet size per connected master and slave (bytes) 130510944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoops 10243316 # Total snoops (count) 130610944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 41099849 # Request fanout histogram 130710944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 1.261354 # Request fanout histogram 130810944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.439372 # Request fanout histogram 130910585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 131010585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 131110944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 30358253 73.86% 73.86% # Request fanout histogram 131210944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 10741596 26.14% 100.00% # Request fanout histogram 131310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 131410827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 131510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 131610944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 41099849 # Request fanout histogram 131710944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 19306972981 # Layer occupancy (ticks) 131810585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 131910944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 182073987 # Layer occupancy (ticks) 132010585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 132110944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.occupancy 14288744572 # Layer occupancy (ticks) 132210585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 132310944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.occupancy 7674112954 # Layer occupancy (ticks) 132410585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 132510944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.occupancy 203313475 # Layer occupancy (ticks) 132610585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 132710944Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.occupancy 582176435 # Layer occupancy (ticks) 132810585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 132910944Sandreas.hansson@arm.comsystem.cpu1.branchPred.lookups 125904408 # Number of BP lookups 133010944Sandreas.hansson@arm.comsystem.cpu1.branchPred.condPredicted 89122664 # Number of conditional branches predicted 133110944Sandreas.hansson@arm.comsystem.cpu1.branchPred.condIncorrect 5902634 # Number of conditional branches incorrect 133210944Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBLookups 94266188 # Number of BTB lookups 133310944Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHits 68486701 # Number of BTB hits 133410585Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 133510944Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHitPct 72.652456 # BTB Hit Percentage 133610944Sandreas.hansson@arm.comsystem.cpu1.branchPred.usedRAS 15015861 # Number of times the RAS was used to get a target. 133710944Sandreas.hansson@arm.comsystem.cpu1.branchPred.RASInCorrect 1004863 # Number of incorrect RAS predictions. 133810628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 133910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 134010628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 134110628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 134210628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 134310628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 134410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 134510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 134610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 134710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 134810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 134910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 135010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 135110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 135210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 135310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 135410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 135510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 135610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 135710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 135810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 135910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 136010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 136110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 136210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 136310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 136410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 136510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 136610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 136710944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walks 261999 # Table walker walks requested 136810944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLong 261999 # Table walker walks initiated with long descriptors 136910944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 7478 # Level at which table walker walks with long descriptors terminate 137010944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 69980 # Level at which table walker walks with long descriptors terminate 137110944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 261999 # Table walker wait (enqueue to first request) latency 137210944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0 261999 100.00% 100.00% # Table walker wait (enqueue to first request) latency 137310944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 261999 # Table walker wait (enqueue to first request) latency 137410944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 77458 # Table walker service (enqueue to completion) latency 137510944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 19301.763536 # Table walker service (enqueue to completion) latency 137610944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 17918.383858 # Table walker service (enqueue to completion) latency 137710944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 10994.886931 # Table walker service (enqueue to completion) latency 137810944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::0-32767 74315 95.94% 95.94% # Table walker service (enqueue to completion) latency 137910944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::32768-65535 2659 3.43% 99.38% # Table walker service (enqueue to completion) latency 138010944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-98303 247 0.32% 99.69% # Table walker service (enqueue to completion) latency 138110944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::98304-131071 165 0.21% 99.91% # Table walker service (enqueue to completion) latency 138210944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-163839 17 0.02% 99.93% # Table walker service (enqueue to completion) latency 138310944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::163840-196607 5 0.01% 99.94% # Table walker service (enqueue to completion) latency 138410944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-229375 16 0.02% 99.96% # Table walker service (enqueue to completion) latency 138510944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::229376-262143 8 0.01% 99.97% # Table walker service (enqueue to completion) latency 138610944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-294911 10 0.01% 99.98% # Table walker service (enqueue to completion) latency 138710944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::294912-327679 9 0.01% 99.99% # Table walker service (enqueue to completion) latency 138810944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-360447 5 0.01% 100.00% # Table walker service (enqueue to completion) latency 138910944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::360448-393215 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 139010944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-425983 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 139110944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::total 77458 # Table walker service (enqueue to completion) latency 139210944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::samples -1501931648 # Table walker pending requests distribution 139310944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::0 -1501931648 100.00% 100.00% # Table walker pending requests distribution 139410944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::total -1501931648 # Table walker pending requests distribution 139510944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 69980 90.35% 90.35% # Table walker page sizes translated 139610944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::2M 7478 9.65% 100.00% # Table walker page sizes translated 139710944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 77458 # Table walker page sizes translated 139810944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 261999 # Table walker requests started/completed, data/inst 139910628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 140010944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 261999 # Table walker requests started/completed, data/inst 140110944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 77458 # Table walker requests started/completed, data/inst 140210628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 140310944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 77458 # Table walker requests started/completed, data/inst 140410944Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 339457 # Table walker requests started/completed, data/inst 140510585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 140610585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 140710944Sandreas.hansson@arm.comsystem.cpu1.dtb.read_hits 82663207 # DTB read hits 140810944Sandreas.hansson@arm.comsystem.cpu1.dtb.read_misses 218762 # DTB read misses 140910944Sandreas.hansson@arm.comsystem.cpu1.dtb.write_hits 71167787 # DTB write hits 141010944Sandreas.hansson@arm.comsystem.cpu1.dtb.write_misses 43237 # DTB write misses 141110585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 141210585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 141310944Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 38178 # Number of times TLB was flushed by MVA & ASID 141410944Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_asid 1015 # Number of times TLB was flushed by ASID 141510944Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_entries 35788 # Number of entries that have been flushed from TLB 141610944Sandreas.hansson@arm.comsystem.cpu1.dtb.align_faults 902 # Number of TLB faults due to alignment restrictions 141710944Sandreas.hansson@arm.comsystem.cpu1.dtb.prefetch_faults 6887 # Number of TLB faults due to prefetch 141810585Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 141910944Sandreas.hansson@arm.comsystem.cpu1.dtb.perms_faults 9904 # Number of TLB faults due to permissions restrictions 142010944Sandreas.hansson@arm.comsystem.cpu1.dtb.read_accesses 82881969 # DTB read accesses 142110944Sandreas.hansson@arm.comsystem.cpu1.dtb.write_accesses 71211024 # DTB write accesses 142210585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 142310944Sandreas.hansson@arm.comsystem.cpu1.dtb.hits 153830994 # DTB hits 142410944Sandreas.hansson@arm.comsystem.cpu1.dtb.misses 261999 # DTB misses 142510944Sandreas.hansson@arm.comsystem.cpu1.dtb.accesses 154092993 # DTB accesses 142610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 142710628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 142810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 142910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 143010628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 143110628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 143210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 143310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 143410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 143510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 143610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 143710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 143810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 143910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 144010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 144110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 144210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 144310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 144410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 144510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 144610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 144710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 144810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 144910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 145010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 145110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 145210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 145310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 145410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 145510944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walks 59152 # Table walker walks requested 145610944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLong 59152 # Table walker walks initiated with long descriptors 145710944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 461 # Level at which table walker walks with long descriptors terminate 145810944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 48561 # Level at which table walker walks with long descriptors terminate 145910944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 59152 # Table walker wait (enqueue to first request) latency 146010944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::0 59152 100.00% 100.00% # Table walker wait (enqueue to first request) latency 146110944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 59152 # Table walker wait (enqueue to first request) latency 146210944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::samples 49022 # Table walker service (enqueue to completion) latency 146310944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::mean 21340.612378 # Table walker service (enqueue to completion) latency 146410944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 19735.982166 # Table walker service (enqueue to completion) latency 146510944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 12453.289543 # Table walker service (enqueue to completion) latency 146610944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::0-32767 45897 93.63% 93.63% # Table walker service (enqueue to completion) latency 146710944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::32768-65535 2624 5.35% 98.98% # Table walker service (enqueue to completion) latency 146810944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::65536-98303 160 0.33% 99.30% # Table walker service (enqueue to completion) latency 146910944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::98304-131071 295 0.60% 99.91% # Table walker service (enqueue to completion) latency 147010944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::131072-163839 12 0.02% 99.93% # Table walker service (enqueue to completion) latency 147110944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::163840-196607 9 0.02% 99.95% # Table walker service (enqueue to completion) latency 147210944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::196608-229375 10 0.02% 99.97% # Table walker service (enqueue to completion) latency 147310944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::229376-262143 5 0.01% 99.98% # Table walker service (enqueue to completion) latency 147410944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::262144-294911 2 0.00% 99.98% # Table walker service (enqueue to completion) latency 147510944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::294912-327679 3 0.01% 99.99% # Table walker service (enqueue to completion) latency 147610944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::327680-360447 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 147710944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::360448-393215 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 147810892Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::458752-491519 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 147910944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::total 49022 # Table walker service (enqueue to completion) latency 148010944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::samples -1502514148 # Table walker pending requests distribution 148110944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::0 -1502514148 100.00% 100.00% # Table walker pending requests distribution 148210944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::total -1502514148 # Table walker pending requests distribution 148310944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 48561 99.06% 99.06% # Table walker page sizes translated 148410944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::2M 461 0.94% 100.00% # Table walker page sizes translated 148510944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 49022 # Table walker page sizes translated 148610628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 148710944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 59152 # Table walker requests started/completed, data/inst 148810944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 59152 # Table walker requests started/completed, data/inst 148910628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 149010944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 49022 # Table walker requests started/completed, data/inst 149110944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 49022 # Table walker requests started/completed, data/inst 149210944Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 108174 # Table walker requests started/completed, data/inst 149310944Sandreas.hansson@arm.comsystem.cpu1.itb.inst_hits 225695696 # ITB inst hits 149410944Sandreas.hansson@arm.comsystem.cpu1.itb.inst_misses 59152 # ITB inst misses 149510585Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 149610585Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 149710585Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 149810585Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 149910585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 150010585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 150110944Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 38178 # Number of times TLB was flushed by MVA & ASID 150210944Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_asid 1015 # Number of times TLB was flushed by ASID 150310944Sandreas.hansson@arm.comsystem.cpu1.itb.flush_entries 25916 # Number of entries that have been flushed from TLB 150410585Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 150510585Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 150610585Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 150710944Sandreas.hansson@arm.comsystem.cpu1.itb.perms_faults 201769 # Number of TLB faults due to permissions restrictions 150810585Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 150910585Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 151010944Sandreas.hansson@arm.comsystem.cpu1.itb.inst_accesses 225754848 # ITB inst accesses 151110944Sandreas.hansson@arm.comsystem.cpu1.itb.hits 225695696 # DTB hits 151210944Sandreas.hansson@arm.comsystem.cpu1.itb.misses 59152 # DTB misses 151310944Sandreas.hansson@arm.comsystem.cpu1.itb.accesses 225754848 # DTB accesses 151410944Sandreas.hansson@arm.comsystem.cpu1.numCycles 837975509 # number of cpu cycles simulated 151510585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 151610585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 151710944Sandreas.hansson@arm.comsystem.cpu1.committedInsts 416666374 # Number of instructions committed 151810944Sandreas.hansson@arm.comsystem.cpu1.committedOps 490559113 # Number of ops (including micro ops) committed 151910944Sandreas.hansson@arm.comsystem.cpu1.discardedOps 42698463 # Number of ops (including micro ops) which were discarded before commit 152010944Sandreas.hansson@arm.comsystem.cpu1.numFetchSuspends 4659 # Number of times Execute suspended instruction fetching 152110944Sandreas.hansson@arm.comsystem.cpu1.quiesceCycles 93986622085 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 152210944Sandreas.hansson@arm.comsystem.cpu1.cpi 2.011143 # CPI: cycles per instruction 152310944Sandreas.hansson@arm.comsystem.cpu1.ipc 0.497230 # IPC: instructions per cycle 152410585Sandreas.hansson@arm.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 152510944Sandreas.hansson@arm.comsystem.cpu1.kern.inst.quiesce 5009 # number of quiesce instructions executed 152610944Sandreas.hansson@arm.comsystem.cpu1.tickCycles 670350336 # Number of cycles that the object actually ticked 152710944Sandreas.hansson@arm.comsystem.cpu1.idleCycles 167625173 # Total number of cycles that the object has spent stopped 152810944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.replacements 4806043 # number of replacements 152910944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tagsinuse 444.186980 # Cycle average of tags in use 153010944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.total_refs 146495712 # Total number of references to valid blocks. 153110944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.sampled_refs 4806555 # Sample count of references to valid blocks. 153210944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.avg_refs 30.478318 # Average number of references to valid blocks. 153310944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8387638822500 # Cycle when the warmup percentage was hit. 153410944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 444.186980 # Average occupied blocks per requestor 153510944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.867553 # Average percentage of cache occupancy 153610944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.867553 # Average percentage of cache occupancy 153710726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 153810944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 141 # Occupied blocks per task id 153910944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 320 # Occupied blocks per task id 154010944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 51 # Occupied blocks per task id 154110726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 154210944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tag_accesses 309963007 # Number of tag accesses 154310944Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.data_accesses 309963007 # Number of data accesses 154410944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 75874550 # number of ReadReq hits 154510944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::total 75874550 # number of ReadReq hits 154610944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 66435000 # number of WriteReq hits 154710944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::total 66435000 # number of WriteReq hits 154810944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 232604 # number of SoftPFReq hits 154910944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::total 232604 # number of SoftPFReq hits 155010944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_hits::cpu1.data 157450 # number of WriteLineReq hits 155110944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_hits::total 157450 # number of WriteLineReq hits 155210944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1693988 # number of LoadLockedReq hits 155310944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1693988 # number of LoadLockedReq hits 155410944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1671438 # number of StoreCondReq hits 155510944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 1671438 # number of StoreCondReq hits 155610944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 142309550 # number of demand (read+write) hits 155710944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::total 142309550 # number of demand (read+write) hits 155810944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 142542154 # number of overall hits 155910944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::total 142542154 # number of overall hits 156010944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 3161753 # number of ReadReq misses 156110944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::total 3161753 # number of ReadReq misses 156210944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 1996683 # number of WriteReq misses 156310944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::total 1996683 # number of WriteReq misses 156410944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 552089 # number of SoftPFReq misses 156510944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::total 552089 # number of SoftPFReq misses 156610944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_misses::cpu1.data 421817 # number of WriteLineReq misses 156710944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_misses::total 421817 # number of WriteLineReq misses 156810944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 158395 # number of LoadLockedReq misses 156910944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 158395 # number of LoadLockedReq misses 157010944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 179133 # number of StoreCondReq misses 157110944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 179133 # number of StoreCondReq misses 157210944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 5158436 # number of demand (read+write) misses 157310944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::total 5158436 # number of demand (read+write) misses 157410944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 5710525 # number of overall misses 157510944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::total 5710525 # number of overall misses 157610944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 43703345000 # number of ReadReq miss cycles 157710944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 43703345000 # number of ReadReq miss cycles 157810944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 33230827500 # number of WriteReq miss cycles 157910944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 33230827500 # number of WriteReq miss cycles 158010944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data 13699084500 # number of WriteLineReq miss cycles 158110944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::total 13699084500 # number of WriteLineReq miss cycles 158210944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2222797000 # number of LoadLockedReq miss cycles 158310944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 2222797000 # number of LoadLockedReq miss cycles 158410944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 3749543500 # number of StoreCondReq miss cycles 158510944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 3749543500 # number of StoreCondReq miss cycles 158610944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 3215500 # number of StoreCondFailReq miss cycles 158710944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 3215500 # number of StoreCondFailReq miss cycles 158810944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 76934172500 # number of demand (read+write) miss cycles 158910944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::total 76934172500 # number of demand (read+write) miss cycles 159010944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 76934172500 # number of overall miss cycles 159110944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::total 76934172500 # number of overall miss cycles 159210944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 79036303 # number of ReadReq accesses(hits+misses) 159310944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 79036303 # number of ReadReq accesses(hits+misses) 159410944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 68431683 # number of WriteReq accesses(hits+misses) 159510944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 68431683 # number of WriteReq accesses(hits+misses) 159610944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 784693 # number of SoftPFReq accesses(hits+misses) 159710944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::total 784693 # number of SoftPFReq accesses(hits+misses) 159810944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::cpu1.data 579267 # number of WriteLineReq accesses(hits+misses) 159910944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::total 579267 # number of WriteLineReq accesses(hits+misses) 160010944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1852383 # number of LoadLockedReq accesses(hits+misses) 160110944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 1852383 # number of LoadLockedReq accesses(hits+misses) 160210944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1850571 # number of StoreCondReq accesses(hits+misses) 160310944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 1850571 # number of StoreCondReq accesses(hits+misses) 160410944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 147467986 # number of demand (read+write) accesses 160510944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::total 147467986 # number of demand (read+write) accesses 160610944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 148252679 # number of overall (read+write) accesses 160710944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::total 148252679 # number of overall (read+write) accesses 160810944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.040004 # miss rate for ReadReq accesses 160910944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.040004 # miss rate for ReadReq accesses 161010944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.029178 # miss rate for WriteReq accesses 161110944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.029178 # miss rate for WriteReq accesses 161210944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.703573 # miss rate for SoftPFReq accesses 161310944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.703573 # miss rate for SoftPFReq accesses 161410944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data 0.728191 # miss rate for WriteLineReq accesses 161510944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::total 0.728191 # miss rate for WriteLineReq accesses 161610944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.085509 # miss rate for LoadLockedReq accesses 161710944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.085509 # miss rate for LoadLockedReq accesses 161810944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.096799 # miss rate for StoreCondReq accesses 161910944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.096799 # miss rate for StoreCondReq accesses 162010944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.034980 # miss rate for demand accesses 162110944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.034980 # miss rate for demand accesses 162210944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.038519 # miss rate for overall accesses 162310944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.038519 # miss rate for overall accesses 162410944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13822.504478 # average ReadReq miss latency 162510944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 13822.504478 # average ReadReq miss latency 162610944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 16643.016192 # average WriteReq miss latency 162710944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 16643.016192 # average WriteReq miss latency 162810944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 32476.368899 # average WriteLineReq miss latency 162910944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::total 32476.368899 # average WriteLineReq miss latency 163010944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14033.252312 # average LoadLockedReq miss latency 163110944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14033.252312 # average LoadLockedReq miss latency 163210944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 20931.617848 # average StoreCondReq miss latency 163310944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20931.617848 # average StoreCondReq miss latency 163410636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 163510585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 163610944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14914.243872 # average overall miss latency 163710944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 14914.243872 # average overall miss latency 163810944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13472.346676 # average overall miss latency 163910944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 13472.346676 # average overall miss latency 164010585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 164110585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 164210585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 164310585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 164410585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 164510585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 164610585Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 164710585Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 164810944Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::writebacks 3028608 # number of writebacks 164910944Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::total 3028608 # number of writebacks 165010944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 352163 # number of ReadReq MSHR hits 165110944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 352163 # number of ReadReq MSHR hits 165210944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 814004 # number of WriteReq MSHR hits 165310944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 814004 # number of WriteReq MSHR hits 165410944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data 58 # number of WriteLineReq MSHR hits 165510944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::total 58 # number of WriteLineReq MSHR hits 165610944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 37997 # number of LoadLockedReq MSHR hits 165710944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 37997 # number of LoadLockedReq MSHR hits 165810944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 57 # number of StoreCondReq MSHR hits 165910944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::total 57 # number of StoreCondReq MSHR hits 166010944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 1166167 # number of demand (read+write) MSHR hits 166110944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 1166167 # number of demand (read+write) MSHR hits 166210944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 1166167 # number of overall MSHR hits 166310944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 1166167 # number of overall MSHR hits 166410944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2809590 # number of ReadReq MSHR misses 166510944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 2809590 # number of ReadReq MSHR misses 166610944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1182679 # number of WriteReq MSHR misses 166710944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1182679 # number of WriteReq MSHR misses 166810944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 551754 # number of SoftPFReq MSHR misses 166910944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::total 551754 # number of SoftPFReq MSHR misses 167010944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data 421759 # number of WriteLineReq MSHR misses 167110944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::total 421759 # number of WriteLineReq MSHR misses 167210944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 120398 # number of LoadLockedReq MSHR misses 167310944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 120398 # number of LoadLockedReq MSHR misses 167410944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 179076 # number of StoreCondReq MSHR misses 167510944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 179076 # number of StoreCondReq MSHR misses 167610944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 3992269 # number of demand (read+write) MSHR misses 167710944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 3992269 # number of demand (read+write) MSHR misses 167810944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 4544023 # number of overall MSHR misses 167910944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 4544023 # number of overall MSHR misses 168010944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 8249 # number of ReadReq MSHR uncacheable 168110944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 8249 # number of ReadReq MSHR uncacheable 168210944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 8420 # number of WriteReq MSHR uncacheable 168310944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 8420 # number of WriteReq MSHR uncacheable 168410944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 16669 # number of overall MSHR uncacheable misses 168510944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 16669 # number of overall MSHR uncacheable misses 168610944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 35216853500 # number of ReadReq MSHR miss cycles 168710944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 35216853500 # number of ReadReq MSHR miss cycles 168810944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 19067594000 # number of WriteReq MSHR miss cycles 168910944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 19067594000 # number of WriteReq MSHR miss cycles 169010944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 11091696000 # number of SoftPFReq MSHR miss cycles 169110944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 11091696000 # number of SoftPFReq MSHR miss cycles 169210944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 13273963000 # number of WriteLineReq MSHR miss cycles 169310944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 13273963000 # number of WriteLineReq MSHR miss cycles 169410944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1514299000 # number of LoadLockedReq MSHR miss cycles 169510944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1514299000 # number of LoadLockedReq MSHR miss cycles 169610944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3568894000 # number of StoreCondReq MSHR miss cycles 169710944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3568894000 # number of StoreCondReq MSHR miss cycles 169810944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2841500 # number of StoreCondFailReq MSHR miss cycles 169910944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2841500 # number of StoreCondFailReq MSHR miss cycles 170010944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 54284447500 # number of demand (read+write) MSHR miss cycles 170110944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 54284447500 # number of demand (read+write) MSHR miss cycles 170210944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 65376143500 # number of overall MSHR miss cycles 170310944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 65376143500 # number of overall MSHR miss cycles 170410944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 1096081500 # number of ReadReq MSHR uncacheable cycles 170510944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 1096081500 # number of ReadReq MSHR uncacheable cycles 170610944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1226588000 # number of WriteReq MSHR uncacheable cycles 170710944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 1226588000 # number of WriteReq MSHR uncacheable cycles 170810944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 2322669500 # number of overall MSHR uncacheable cycles 170910944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 2322669500 # number of overall MSHR uncacheable cycles 171010944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.035548 # mshr miss rate for ReadReq accesses 171110944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.035548 # mshr miss rate for ReadReq accesses 171210944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.017283 # mshr miss rate for WriteReq accesses 171310944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.017283 # mshr miss rate for WriteReq accesses 171410944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.703146 # mshr miss rate for SoftPFReq accesses 171510944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.703146 # mshr miss rate for SoftPFReq accesses 171610944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.728091 # mshr miss rate for WriteLineReq accesses 171710944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::total 0.728091 # mshr miss rate for WriteLineReq accesses 171810944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.064996 # mshr miss rate for LoadLockedReq accesses 171910944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.064996 # mshr miss rate for LoadLockedReq accesses 172010944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.096768 # mshr miss rate for StoreCondReq accesses 172110944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.096768 # mshr miss rate for StoreCondReq accesses 172210944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027072 # mshr miss rate for demand accesses 172310944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.027072 # mshr miss rate for demand accesses 172410944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.030651 # mshr miss rate for overall accesses 172510944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.030651 # mshr miss rate for overall accesses 172610944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12534.516958 # average ReadReq mshr miss latency 172710944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12534.516958 # average ReadReq mshr miss latency 172810944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16122.374710 # average WriteReq mshr miss latency 172910944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16122.374710 # average WriteReq mshr miss latency 173010944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 20102.610946 # average SoftPFReq mshr miss latency 173110944Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20102.610946 # average SoftPFReq mshr miss latency 173210944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 31472.862464 # average WriteLineReq mshr miss latency 173310944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 31472.862464 # average WriteLineReq mshr miss latency 173410944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12577.443147 # average LoadLockedReq mshr miss latency 173510944Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12577.443147 # average LoadLockedReq mshr miss latency 173610944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 19929.493623 # average StoreCondReq mshr miss latency 173710944Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19929.493623 # average StoreCondReq mshr miss latency 173810636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 173910585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 174010944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13597.392235 # average overall mshr miss latency 174110944Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 13597.392235 # average overall mshr miss latency 174210944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14387.282701 # average overall mshr miss latency 174310944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 14387.282701 # average overall mshr miss latency 174410944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 132874.469633 # average ReadReq mshr uncacheable latency 174510944Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 132874.469633 # average ReadReq mshr uncacheable latency 174610944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 145675.534442 # average WriteReq mshr uncacheable latency 174710944Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 145675.534442 # average WriteReq mshr uncacheable latency 174810944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 139340.662307 # average overall mshr uncacheable latency 174910944Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 139340.662307 # average overall mshr uncacheable latency 175010585Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 175110944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.replacements 8962341 # number of replacements 175210944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tagsinuse 506.974355 # Cycle average of tags in use 175310944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.total_refs 216525917 # Total number of references to valid blocks. 175410944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.sampled_refs 8962853 # Sample count of references to valid blocks. 175510944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.avg_refs 24.158147 # Average number of references to valid blocks. 175610944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.warmup_cycle 8375817756000 # Cycle when the warmup percentage was hit. 175710944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 506.974355 # Average occupied blocks per requestor 175810944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.990184 # Average percentage of cache occupancy 175910944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.990184 # Average percentage of cache occupancy 176010585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 176110944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 109 # Occupied blocks per task id 176210944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 351 # Occupied blocks per task id 176310944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 52 # Occupied blocks per task id 176410585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 176510944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tag_accesses 459940393 # Number of tag accesses 176610944Sandreas.hansson@arm.comsystem.cpu1.icache.tags.data_accesses 459940393 # Number of data accesses 176710944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 216525917 # number of ReadReq hits 176810944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::total 216525917 # number of ReadReq hits 176910944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 216525917 # number of demand (read+write) hits 177010944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::total 216525917 # number of demand (read+write) hits 177110944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 216525917 # number of overall hits 177210944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::total 216525917 # number of overall hits 177310944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 8962853 # number of ReadReq misses 177410944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::total 8962853 # number of ReadReq misses 177510944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 8962853 # number of demand (read+write) misses 177610944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::total 8962853 # number of demand (read+write) misses 177710944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 8962853 # number of overall misses 177810944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::total 8962853 # number of overall misses 177910944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 87475415500 # number of ReadReq miss cycles 178010944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 87475415500 # number of ReadReq miss cycles 178110944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 87475415500 # number of demand (read+write) miss cycles 178210944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::total 87475415500 # number of demand (read+write) miss cycles 178310944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 87475415500 # number of overall miss cycles 178410944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::total 87475415500 # number of overall miss cycles 178510944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 225488770 # number of ReadReq accesses(hits+misses) 178610944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::total 225488770 # number of ReadReq accesses(hits+misses) 178710944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 225488770 # number of demand (read+write) accesses 178810944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::total 225488770 # number of demand (read+write) accesses 178910944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 225488770 # number of overall (read+write) accesses 179010944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::total 225488770 # number of overall (read+write) accesses 179110944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.039749 # miss rate for ReadReq accesses 179210944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.039749 # miss rate for ReadReq accesses 179310944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.039749 # miss rate for demand accesses 179410944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.039749 # miss rate for demand accesses 179510944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.039749 # miss rate for overall accesses 179610944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.039749 # miss rate for overall accesses 179710944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 9759.773534 # average ReadReq miss latency 179810944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 9759.773534 # average ReadReq miss latency 179910944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 9759.773534 # average overall miss latency 180010944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 9759.773534 # average overall miss latency 180110944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 9759.773534 # average overall miss latency 180210944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 9759.773534 # average overall miss latency 180310585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 180410585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 180510585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 180610585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 180710585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 180810585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 180910585Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 181010585Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 181110944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 8962853 # number of ReadReq MSHR misses 181210944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 8962853 # number of ReadReq MSHR misses 181310944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 8962853 # number of demand (read+write) MSHR misses 181410944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::total 8962853 # number of demand (read+write) MSHR misses 181510944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 8962853 # number of overall MSHR misses 181610944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::total 8962853 # number of overall MSHR misses 181710892Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 181810892Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 93 # number of ReadReq MSHR uncacheable 181910892Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 182010892Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 93 # number of overall MSHR uncacheable misses 182110944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 82993989000 # number of ReadReq MSHR miss cycles 182210944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 82993989000 # number of ReadReq MSHR miss cycles 182310944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 82993989000 # number of demand (read+write) MSHR miss cycles 182410944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 82993989000 # number of demand (read+write) MSHR miss cycles 182510944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 82993989000 # number of overall MSHR miss cycles 182610944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 82993989000 # number of overall MSHR miss cycles 182710944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8742000 # number of ReadReq MSHR uncacheable cycles 182810944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8742000 # number of ReadReq MSHR uncacheable cycles 182910944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8742000 # number of overall MSHR uncacheable cycles 183010944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 8742000 # number of overall MSHR uncacheable cycles 183110944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.039749 # mshr miss rate for ReadReq accesses 183210944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.039749 # mshr miss rate for ReadReq accesses 183310944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.039749 # mshr miss rate for demand accesses 183410944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.039749 # mshr miss rate for demand accesses 183510944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.039749 # mshr miss rate for overall accesses 183610944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.039749 # mshr miss rate for overall accesses 183710944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 9259.773534 # average ReadReq mshr miss latency 183810944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 9259.773534 # average ReadReq mshr miss latency 183910944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 9259.773534 # average overall mshr miss latency 184010944Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 9259.773534 # average overall mshr miss latency 184110944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 9259.773534 # average overall mshr miss latency 184210944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 9259.773534 # average overall mshr miss latency 184310944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 94000 # average ReadReq mshr uncacheable latency 184410944Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 94000 # average ReadReq mshr uncacheable latency 184510944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 94000 # average overall mshr uncacheable latency 184610944Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 94000 # average overall mshr uncacheable latency 184710585Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 184810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 6768411 # number of hwpf issued 184910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 6768469 # number of prefetch candidates identified 185010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 54 # number of redundant prefetches already in prefetch queue 185110628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 185210628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 185310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 863435 # number of prefetches not generated due to page crossing 185410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.replacements 2141720 # number of replacements 185510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tagsinuse 13540.912612 # Cycle average of tags in use 185610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.total_refs 24731326 # Total number of references to valid blocks. 185710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.sampled_refs 2157705 # Sample count of references to valid blocks. 185810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.avg_refs 11.461866 # Average number of references to valid blocks. 185910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 9851161667500 # Cycle when the warmup percentage was hit. 186010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 5143.146487 # Average occupied blocks per requestor 186110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 72.763483 # Average occupied blocks per requestor 186210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 75.029020 # Average occupied blocks per requestor 186310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.inst 4350.990102 # Average occupied blocks per requestor 186410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.data 3012.175036 # Average occupied blocks per requestor 186510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 886.808482 # Average occupied blocks per requestor 186610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.313913 # Average percentage of cache occupancy 186710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.004441 # Average percentage of cache occupancy 186810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.004579 # Average percentage of cache occupancy 186910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.265563 # Average percentage of cache occupancy 187010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.data 0.183849 # Average percentage of cache occupancy 187110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.054126 # Average percentage of cache occupancy 187210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.826472 # Average percentage of cache occupancy 187310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 1213 # Occupied blocks per task id 187410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 83 # Occupied blocks per task id 187510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14689 # Occupied blocks per task id 187610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::0 5 # Occupied blocks per task id 187710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::1 25 # Occupied blocks per task id 187810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 401 # Occupied blocks per task id 187910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 707 # Occupied blocks per task id 188010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 75 # Occupied blocks per task id 188110892Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::1 3 # Occupied blocks per task id 188210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 53 # Occupied blocks per task id 188310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 26 # Occupied blocks per task id 188410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 1 # Occupied blocks per task id 188510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id 188610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 662 # Occupied blocks per task id 188710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 5268 # Occupied blocks per task id 188810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 8016 # Occupied blocks per task id 188910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 626 # Occupied blocks per task id 189010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.074036 # Percentage of cache occupancy per task id 189110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.005066 # Percentage of cache occupancy per task id 189210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.896545 # Percentage of cache occupancy per task id 189310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tag_accesses 461861904 # Number of tag accesses 189410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.data_accesses 461861904 # Number of data accesses 189510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 450787 # number of ReadReq hits 189610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 134849 # number of ReadReq hits 189710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 585636 # number of ReadReq hits 189810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::writebacks 3028606 # number of Writeback hits 189910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::total 3028606 # number of Writeback hits 190010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 55878 # number of UpgradeReq hits 190110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 55878 # number of UpgradeReq hits 190210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 34341 # number of SCUpgradeReq hits 190310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::total 34341 # number of SCUpgradeReq hits 190410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 766672 # number of ReadExReq hits 190510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 766672 # number of ReadExReq hits 190610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 8228059 # number of ReadCleanReq hits 190710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::total 8228059 # number of ReadCleanReq hits 190810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 2592448 # number of ReadSharedReq hits 190910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::total 2592448 # number of ReadSharedReq hits 191010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::cpu1.data 167873 # number of InvalidateReq hits 191110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::total 167873 # number of InvalidateReq hits 191210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 450787 # number of demand (read+write) hits 191310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 134849 # number of demand (read+write) hits 191410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 8228059 # number of demand (read+write) hits 191510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3359120 # number of demand (read+write) hits 191610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::total 12172815 # number of demand (read+write) hits 191710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 450787 # number of overall hits 191810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 134849 # number of overall hits 191910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 8228059 # number of overall hits 192010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3359120 # number of overall hits 192110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::total 12172815 # number of overall hits 192210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 10577 # number of ReadReq misses 192310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 7168 # number of ReadReq misses 192410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 17745 # number of ReadReq misses 192510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 137373 # number of UpgradeReq misses 192610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 137373 # number of UpgradeReq misses 192710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 144729 # number of SCUpgradeReq misses 192810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 144729 # number of SCUpgradeReq misses 192910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 6 # number of SCUpgradeFailReq misses 193010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses 193110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 224779 # number of ReadExReq misses 193210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 224779 # number of ReadExReq misses 193310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 734794 # number of ReadCleanReq misses 193410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::total 734794 # number of ReadCleanReq misses 193510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 888888 # number of ReadSharedReq misses 193610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::total 888888 # number of ReadSharedReq misses 193710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::cpu1.data 252467 # number of InvalidateReq misses 193810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::total 252467 # number of InvalidateReq misses 193910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 10577 # number of demand (read+write) misses 194010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 7168 # number of demand (read+write) misses 194110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 734794 # number of demand (read+write) misses 194210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 1113667 # number of demand (read+write) misses 194310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::total 1866206 # number of demand (read+write) misses 194410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 10577 # number of overall misses 194510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 7168 # number of overall misses 194610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 734794 # number of overall misses 194710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 1113667 # number of overall misses 194810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::total 1866206 # number of overall misses 194910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 295249500 # number of ReadReq miss cycles 195010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 216312000 # number of ReadReq miss cycles 195110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 511561500 # number of ReadReq miss cycles 195210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 2960853000 # number of UpgradeReq miss cycles 195310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 2960853000 # number of UpgradeReq miss cycles 195410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 2990715499 # number of SCUpgradeReq miss cycles 195510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 2990715499 # number of SCUpgradeReq miss cycles 195610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2750499 # number of SCUpgradeFailReq miss cycles 195710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2750499 # number of SCUpgradeFailReq miss cycles 195810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 8344875497 # number of ReadExReq miss cycles 195910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 8344875497 # number of ReadExReq miss cycles 196010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 20496216000 # number of ReadCleanReq miss cycles 196110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::total 20496216000 # number of ReadCleanReq miss cycles 196210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 25619176492 # number of ReadSharedReq miss cycles 196310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::total 25619176492 # number of ReadSharedReq miss cycles 196410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data 11469563500 # number of InvalidateReq miss cycles 196510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::total 11469563500 # number of InvalidateReq miss cycles 196610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 295249500 # number of demand (read+write) miss cycles 196710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 216312000 # number of demand (read+write) miss cycles 196810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 20496216000 # number of demand (read+write) miss cycles 196910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 33964051989 # number of demand (read+write) miss cycles 197010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::total 54971829489 # number of demand (read+write) miss cycles 197110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 295249500 # number of overall miss cycles 197210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 216312000 # number of overall miss cycles 197310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 20496216000 # number of overall miss cycles 197410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 33964051989 # number of overall miss cycles 197510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::total 54971829489 # number of overall miss cycles 197610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 461364 # number of ReadReq accesses(hits+misses) 197710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 142017 # number of ReadReq accesses(hits+misses) 197810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 603381 # number of ReadReq accesses(hits+misses) 197910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::writebacks 3028606 # number of Writeback accesses(hits+misses) 198010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::total 3028606 # number of Writeback accesses(hits+misses) 198110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 193251 # number of UpgradeReq accesses(hits+misses) 198210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 193251 # number of UpgradeReq accesses(hits+misses) 198310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 179070 # number of SCUpgradeReq accesses(hits+misses) 198410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 179070 # number of SCUpgradeReq accesses(hits+misses) 198510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 6 # number of SCUpgradeFailReq accesses(hits+misses) 198610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses) 198710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 991451 # number of ReadExReq accesses(hits+misses) 198810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 991451 # number of ReadExReq accesses(hits+misses) 198910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 8962853 # number of ReadCleanReq accesses(hits+misses) 199010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::total 8962853 # number of ReadCleanReq accesses(hits+misses) 199110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 3481336 # number of ReadSharedReq accesses(hits+misses) 199210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::total 3481336 # number of ReadSharedReq accesses(hits+misses) 199310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::cpu1.data 420340 # number of InvalidateReq accesses(hits+misses) 199410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::total 420340 # number of InvalidateReq accesses(hits+misses) 199510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 461364 # number of demand (read+write) accesses 199610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 142017 # number of demand (read+write) accesses 199710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 8962853 # number of demand (read+write) accesses 199810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4472787 # number of demand (read+write) accesses 199910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::total 14039021 # number of demand (read+write) accesses 200010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 461364 # number of overall (read+write) accesses 200110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 142017 # number of overall (read+write) accesses 200210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 8962853 # number of overall (read+write) accesses 200310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4472787 # number of overall (read+write) accesses 200410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::total 14039021 # number of overall (read+write) accesses 200510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.022925 # miss rate for ReadReq accesses 200610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.050473 # miss rate for ReadReq accesses 200710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.029409 # miss rate for ReadReq accesses 200810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.710853 # miss rate for UpgradeReq accesses 200910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.710853 # miss rate for UpgradeReq accesses 201010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.808226 # miss rate for SCUpgradeReq accesses 201110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.808226 # miss rate for SCUpgradeReq accesses 201210636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 201310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 201410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.226717 # miss rate for ReadExReq accesses 201510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.226717 # miss rate for ReadExReq accesses 201610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.081982 # miss rate for ReadCleanReq accesses 201710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.081982 # miss rate for ReadCleanReq accesses 201810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.255330 # miss rate for ReadSharedReq accesses 201910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.255330 # miss rate for ReadSharedReq accesses 202010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data 0.600626 # miss rate for InvalidateReq accesses 202110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::total 0.600626 # miss rate for InvalidateReq accesses 202210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.022925 # miss rate for demand accesses 202310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.050473 # miss rate for demand accesses 202410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.081982 # miss rate for demand accesses 202510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.248987 # miss rate for demand accesses 202610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.132930 # miss rate for demand accesses 202710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.022925 # miss rate for overall accesses 202810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.050473 # miss rate for overall accesses 202910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.081982 # miss rate for overall accesses 203010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.248987 # miss rate for overall accesses 203110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.132930 # miss rate for overall accesses 203210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 27914.295169 # average ReadReq miss latency 203310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 30177.455357 # average ReadReq miss latency 203410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 28828.486898 # average ReadReq miss latency 203510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 21553.383853 # average UpgradeReq miss latency 203610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 21553.383853 # average UpgradeReq miss latency 203710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20664.244892 # average SCUpgradeReq miss latency 203810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20664.244892 # average SCUpgradeReq miss latency 203910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 458416.500000 # average SCUpgradeFailReq miss latency 204010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 458416.500000 # average SCUpgradeFailReq miss latency 204110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 37124.800346 # average ReadExReq miss latency 204210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 37124.800346 # average ReadExReq miss latency 204310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 27893.826025 # average ReadCleanReq miss latency 204410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 27893.826025 # average ReadCleanReq miss latency 204510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 28821.602375 # average ReadSharedReq miss latency 204610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 28821.602375 # average ReadSharedReq miss latency 204710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data 45429.951241 # average InvalidateReq miss latency 204810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::total 45429.951241 # average InvalidateReq miss latency 204910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 27914.295169 # average overall miss latency 205010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 30177.455357 # average overall miss latency 205110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 27893.826025 # average overall miss latency 205210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 30497.493406 # average overall miss latency 205310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 29456.463804 # average overall miss latency 205410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 27914.295169 # average overall miss latency 205510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 30177.455357 # average overall miss latency 205610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 27893.826025 # average overall miss latency 205710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 30497.493406 # average overall miss latency 205810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 29456.463804 # average overall miss latency 205910628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 206010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 206110628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 206210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 206310628Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 206410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 206510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 206610585Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 206710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::writebacks 853283 # number of writebacks 206810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::total 853283 # number of writebacks 206910892Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 2 # number of ReadReq MSHR hits 207010892Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits 207110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 3653 # number of ReadExReq MSHR hits 207210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 3653 # number of ReadExReq MSHR hits 207310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst 5 # number of ReadCleanReq MSHR hits 207410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::total 5 # number of ReadCleanReq MSHR hits 207510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 365 # number of ReadSharedReq MSHR hits 207610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::total 365 # number of ReadSharedReq MSHR hits 207710892Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 2 # number of demand (read+write) MSHR hits 207810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.inst 5 # number of demand (read+write) MSHR hits 207910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 4018 # number of demand (read+write) MSHR hits 208010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::total 4025 # number of demand (read+write) MSHR hits 208110892Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 2 # number of overall MSHR hits 208210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.inst 5 # number of overall MSHR hits 208310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 4018 # number of overall MSHR hits 208410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::total 4025 # number of overall MSHR hits 208510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 10577 # number of ReadReq MSHR misses 208610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 7166 # number of ReadReq MSHR misses 208710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 17743 # number of ReadReq MSHR misses 208810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_misses::writebacks 103597 # number of CleanEvict MSHR misses 208910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_misses::total 103597 # number of CleanEvict MSHR misses 209010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 615258 # number of HardPFReq MSHR misses 209110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 615258 # number of HardPFReq MSHR misses 209210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 137373 # number of UpgradeReq MSHR misses 209310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 137373 # number of UpgradeReq MSHR misses 209410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 144729 # number of SCUpgradeReq MSHR misses 209510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 144729 # number of SCUpgradeReq MSHR misses 209610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 6 # number of SCUpgradeFailReq MSHR misses 209710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses 209810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 221126 # number of ReadExReq MSHR misses 209910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 221126 # number of ReadExReq MSHR misses 210010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 734789 # number of ReadCleanReq MSHR misses 210110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::total 734789 # number of ReadCleanReq MSHR misses 210210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 888523 # number of ReadSharedReq MSHR misses 210310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::total 888523 # number of ReadSharedReq MSHR misses 210410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data 252467 # number of InvalidateReq MSHR misses 210510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::total 252467 # number of InvalidateReq MSHR misses 210610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 10577 # number of demand (read+write) MSHR misses 210710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 7166 # number of demand (read+write) MSHR misses 210810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 734789 # number of demand (read+write) MSHR misses 210910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1109649 # number of demand (read+write) MSHR misses 211010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::total 1862181 # number of demand (read+write) MSHR misses 211110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 10577 # number of overall MSHR misses 211210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 7166 # number of overall MSHR misses 211310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 734789 # number of overall MSHR misses 211410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1109649 # number of overall MSHR misses 211510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 615258 # number of overall MSHR misses 211610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::total 2477439 # number of overall MSHR misses 211710892Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 211810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 8249 # number of ReadReq MSHR uncacheable 211910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 8342 # number of ReadReq MSHR uncacheable 212010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 8420 # number of WriteReq MSHR uncacheable 212110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 8420 # number of WriteReq MSHR uncacheable 212210892Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 212310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 16669 # number of overall MSHR uncacheable misses 212410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 16762 # number of overall MSHR uncacheable misses 212510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 231787500 # number of ReadReq MSHR miss cycles 212610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 173284500 # number of ReadReq MSHR miss cycles 212710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 405072000 # number of ReadReq MSHR miss cycles 212810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 18848278545 # number of HardPFReq MSHR miss cycles 212910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 18848278545 # number of HardPFReq MSHR miss cycles 213010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 2780289998 # number of UpgradeReq MSHR miss cycles 213110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 2780289998 # number of UpgradeReq MSHR miss cycles 213210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2207149499 # number of SCUpgradeReq MSHR miss cycles 213310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2207149499 # number of SCUpgradeReq MSHR miss cycles 213410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 2390499 # number of SCUpgradeFailReq MSHR miss cycles 213510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2390499 # number of SCUpgradeFailReq MSHR miss cycles 213610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 6581571997 # number of ReadExReq MSHR miss cycles 213710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 6581571997 # number of ReadExReq MSHR miss cycles 213810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 16087394500 # number of ReadCleanReq MSHR miss cycles 213910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 16087394500 # number of ReadCleanReq MSHR miss cycles 214010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 20254649492 # number of ReadSharedReq MSHR miss cycles 214110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 20254649492 # number of ReadSharedReq MSHR miss cycles 214210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data 9954761500 # number of InvalidateReq MSHR miss cycles 214310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total 9954761500 # number of InvalidateReq MSHR miss cycles 214410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 231787500 # number of demand (read+write) MSHR miss cycles 214510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 173284500 # number of demand (read+write) MSHR miss cycles 214610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 16087394500 # number of demand (read+write) MSHR miss cycles 214710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 26836221489 # number of demand (read+write) MSHR miss cycles 214810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 43328687989 # number of demand (read+write) MSHR miss cycles 214910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 231787500 # number of overall MSHR miss cycles 215010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 173284500 # number of overall MSHR miss cycles 215110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 16087394500 # number of overall MSHR miss cycles 215210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 26836221489 # number of overall MSHR miss cycles 215310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 18848278545 # number of overall MSHR miss cycles 215410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 62176966534 # number of overall MSHR miss cycles 215510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7998000 # number of ReadReq MSHR uncacheable cycles 215610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 1030068000 # number of ReadReq MSHR uncacheable cycles 215710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 1038066000 # number of ReadReq MSHR uncacheable cycles 215810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 1163435000 # number of WriteReq MSHR uncacheable cycles 215910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 1163435000 # number of WriteReq MSHR uncacheable cycles 216010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 7998000 # number of overall MSHR uncacheable cycles 216110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 2193503000 # number of overall MSHR uncacheable cycles 216210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 2201501000 # number of overall MSHR uncacheable cycles 216310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.022925 # mshr miss rate for ReadReq accesses 216410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.050459 # mshr miss rate for ReadReq accesses 216510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.029406 # mshr miss rate for ReadReq accesses 216610892Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 216710892Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 216810585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 216910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 217010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.710853 # mshr miss rate for UpgradeReq accesses 217110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.710853 # mshr miss rate for UpgradeReq accesses 217210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.808226 # mshr miss rate for SCUpgradeReq accesses 217310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.808226 # mshr miss rate for SCUpgradeReq accesses 217410636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 217510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 217610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.223033 # mshr miss rate for ReadExReq accesses 217710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.223033 # mshr miss rate for ReadExReq accesses 217810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.081982 # mshr miss rate for ReadCleanReq accesses 217910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.081982 # mshr miss rate for ReadCleanReq accesses 218010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.255225 # mshr miss rate for ReadSharedReq accesses 218110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.255225 # mshr miss rate for ReadSharedReq accesses 218210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data 0.600626 # mshr miss rate for InvalidateReq accesses 218310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total 0.600626 # mshr miss rate for InvalidateReq accesses 218410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.022925 # mshr miss rate for demand accesses 218510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.050459 # mshr miss rate for demand accesses 218610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.081982 # mshr miss rate for demand accesses 218710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.248089 # mshr miss rate for demand accesses 218810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.132643 # mshr miss rate for demand accesses 218910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.022925 # mshr miss rate for overall accesses 219010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.050459 # mshr miss rate for overall accesses 219110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.081982 # mshr miss rate for overall accesses 219210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.248089 # mshr miss rate for overall accesses 219310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 219410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.176468 # mshr miss rate for overall accesses 219510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 21914.295169 # average ReadReq mshr miss latency 219610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 24181.481998 # average ReadReq mshr miss latency 219710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 22829.961111 # average ReadReq mshr miss latency 219810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 30634.755737 # average HardPFReq mshr miss latency 219910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 30634.755737 # average HardPFReq mshr miss latency 220010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20238.984356 # average UpgradeReq mshr miss latency 220110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20238.984356 # average UpgradeReq mshr miss latency 220210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15250.222823 # average SCUpgradeReq mshr miss latency 220310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15250.222823 # average SCUpgradeReq mshr miss latency 220410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 398416.500000 # average SCUpgradeFailReq mshr miss latency 220510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 398416.500000 # average SCUpgradeFailReq mshr miss latency 220610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 29763.899302 # average ReadExReq mshr miss latency 220710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29763.899302 # average ReadExReq mshr miss latency 220810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 21893.896751 # average ReadCleanReq mshr miss latency 220910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 21893.896751 # average ReadCleanReq mshr miss latency 221010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 22795.864026 # average ReadSharedReq mshr miss latency 221110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 22795.864026 # average ReadSharedReq mshr miss latency 221210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 39429.951241 # average InvalidateReq mshr miss latency 221310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 39429.951241 # average InvalidateReq mshr miss latency 221410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 21914.295169 # average overall mshr miss latency 221510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 24181.481998 # average overall mshr miss latency 221610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 21893.896751 # average overall mshr miss latency 221710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 24184.423623 # average overall mshr miss latency 221810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 23267.710276 # average overall mshr miss latency 221910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 21914.295169 # average overall mshr miss latency 222010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 24181.481998 # average overall mshr miss latency 222110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 21893.896751 # average overall mshr miss latency 222210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 24184.423623 # average overall mshr miss latency 222310944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 30634.755737 # average overall mshr miss latency 222410944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 25097.274457 # average overall mshr miss latency 222510944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 86000 # average ReadReq mshr uncacheable latency 222610944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 124871.863256 # average ReadReq mshr uncacheable latency 222710944Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 124438.503956 # average ReadReq mshr uncacheable latency 222810944Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 138175.178147 # average WriteReq mshr uncacheable latency 222910944Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 138175.178147 # average WriteReq mshr uncacheable latency 223010944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 86000 # average overall mshr uncacheable latency 223110944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 131591.757154 # average overall mshr uncacheable latency 223210944Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 131338.802052 # average overall mshr uncacheable latency 223310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 223410944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 832335 # Transaction distribution 223510944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 13281124 # Transaction distribution 223610944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadRespWithInvalidate 1 # Transaction distribution 223710944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 38305 # Transaction distribution 223810944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 8420 # Transaction distribution 223910944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::Writeback 6193652 # Transaction distribution 224010944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::CleanEvict 13562835 # Transaction distribution 224110944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 802874 # Transaction distribution 224210944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFResp 2 # Transaction distribution 224310944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 426908 # Transaction distribution 224410944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 320139 # Transaction distribution 224510944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 432313 # Transaction distribution 224610944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 51 # Transaction distribution 224710944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 105 # Transaction distribution 224810944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1723284 # Transaction distribution 224910944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 998712 # Transaction distribution 225010944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadCleanReq 8962853 # Transaction distribution 225110944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadSharedReq 5808138 # Transaction distribution 225210944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateReq 527324 # Transaction distribution 225310944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateResp 420340 # Transaction distribution 225410944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 26886674 # Packet count per connected master and slave (bytes) 225510944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 15523980 # Packet count per connected master and slave (bytes) 225610944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 318688 # Packet count per connected master and slave (bytes) 225710944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1026227 # Packet count per connected master and slave (bytes) 225810944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count::total 43755569 # Packet count per connected master and slave (bytes) 225910944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 573628544 # Cumulative packet size per connected master and slave (bytes) 226010944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 486175782 # Cumulative packet size per connected master and slave (bytes) 226110944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1136136 # Cumulative packet size per connected master and slave (bytes) 226210944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 3690912 # Cumulative packet size per connected master and slave (bytes) 226310944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size::total 1064631374 # Cumulative packet size per connected master and slave (bytes) 226410944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoops 10738560 # Total snoops (count) 226510944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 39200977 # Request fanout histogram 226610944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 1.285389 # Request fanout histogram 226710944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.451600 # Request fanout histogram 226810585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 226910585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 227010944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 28013450 71.46% 71.46% # Request fanout histogram 227110944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 11187527 28.54% 100.00% # Request fanout histogram 227210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 227310827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 227410827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 227510944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 39200977 # Request fanout histogram 227610944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 17410316483 # Layer occupancy (ticks) 227710585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 227810944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 171564976 # Layer occupancy (ticks) 227910585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 228010944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.occupancy 13446378573 # Layer occupancy (ticks) 228110585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 228210944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7120820957 # Layer occupancy (ticks) 228310585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 228410944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.occupancy 176677986 # Layer occupancy (ticks) 228510585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 228610944Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.occupancy 564893937 # Layer occupancy (ticks) 228710585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 228810944Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadReq 40371 # Transaction distribution 228910944Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadResp 40371 # Transaction distribution 229010944Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 136979 # Transaction distribution 229110944Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 136979 # Transaction distribution 229210944Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47802 # Packet count per connected master and slave (bytes) 229310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 229410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 229510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 229610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 229710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 229810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 229910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 230010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 230110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 230210944Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29808 # Packet count per connected master and slave (bytes) 230310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 230410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 230510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 230610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 230710944Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122944 # Packet count per connected master and slave (bytes) 230810944Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231676 # Packet count per connected master and slave (bytes) 230910944Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231676 # Packet count per connected master and slave (bytes) 231010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 231110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 231210944Sandreas.hansson@arm.comsystem.iobus.pkt_count::total 354700 # Packet count per connected master and slave (bytes) 231310944Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47822 # Cumulative packet size per connected master and slave (bytes) 231410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 231510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 231610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 231710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 231810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 231910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 232010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 232110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 232210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 232310944Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17703 # Cumulative packet size per connected master and slave (bytes) 232410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) 232510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 232610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) 232710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 232810944Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155959 # Cumulative packet size per connected master and slave (bytes) 232910944Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7355056 # Cumulative packet size per connected master and slave (bytes) 233010944Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7355056 # Cumulative packet size per connected master and slave (bytes) 233110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 233210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 233310944Sandreas.hansson@arm.comsystem.iobus.pkt_size::total 7513101 # Cumulative packet size per connected master and slave (bytes) 233410944Sandreas.hansson@arm.comsystem.iobus.reqLayer0.occupancy 36314000 # Layer occupancy (ticks) 233510585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 233610585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) 233710585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 233810585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks) 233910585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 234010585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks) 234110585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 234210585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 234310585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 234410585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 234510585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 234610585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) 234710585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 234810585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) 234910585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 235010585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks) 235110585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 235210585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) 235310585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 235410944Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 22142000 # Layer occupancy (ticks) 235510585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 235610585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) 235710585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 235810585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks) 235910585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 236010585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) 236110585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 236210944Sandreas.hansson@arm.comsystem.iobus.reqLayer27.occupancy 570865133 # Layer occupancy (ticks) 236310585Sandreas.hansson@arm.comsystem.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 236410585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) 236510585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 236610944Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 92952000 # Layer occupancy (ticks) 236710585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 236810944Sandreas.hansson@arm.comsystem.iobus.respLayer3.occupancy 148116000 # Layer occupancy (ticks) 236910585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 237010892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 237110585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 237210944Sandreas.hansson@arm.comsystem.iocache.tags.replacements 115819 # number of replacements 237310944Sandreas.hansson@arm.comsystem.iocache.tags.tagsinuse 11.287255 # Cycle average of tags in use 237410585Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 237510944Sandreas.hansson@arm.comsystem.iocache.tags.sampled_refs 115835 # Sample count of references to valid blocks. 237610585Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 237710944Sandreas.hansson@arm.comsystem.iocache.tags.warmup_cycle 9174218723000 # Cycle when the warmup percentage was hit. 237810944Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.836610 # Average occupied blocks per requestor 237910944Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ide 7.450645 # Average occupied blocks per requestor 238010944Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.239788 # Average percentage of cache occupancy 238110944Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.465665 # Average percentage of cache occupancy 238210944Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::total 0.705453 # Average percentage of cache occupancy 238310585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 238410827Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 238510585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 238610944Sandreas.hansson@arm.comsystem.iocache.tags.tag_accesses 1042899 # Number of tag accesses 238710944Sandreas.hansson@arm.comsystem.iocache.tags.data_accesses 1042899 # Number of data accesses 238810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 238910944Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ide 8854 # number of ReadReq misses 239010944Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::total 8891 # number of ReadReq misses 239110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 239210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 239310944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106984 # number of WriteLineReq misses 239410944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 106984 # number of WriteLineReq misses 239510585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 239610944Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ide 8854 # number of demand (read+write) misses 239710944Sandreas.hansson@arm.comsystem.iocache.demand_misses::total 8894 # number of demand (read+write) misses 239810585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 239910944Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ide 8854 # number of overall misses 240010944Sandreas.hansson@arm.comsystem.iocache.overall_misses::total 8894 # number of overall misses 240110892Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5195000 # number of ReadReq miss cycles 240210944Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1658968057 # number of ReadReq miss cycles 240310944Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::total 1664163057 # number of ReadReq miss cycles 240410726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 240510726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 240610944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 12654105076 # number of WriteLineReq miss cycles 240710944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_latency::total 12654105076 # number of WriteLineReq miss cycles 240810892Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5564000 # number of demand (read+write) miss cycles 240910944Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ide 1658968057 # number of demand (read+write) miss cycles 241010944Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::total 1664532057 # number of demand (read+write) miss cycles 241110892Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5564000 # number of overall miss cycles 241210944Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ide 1658968057 # number of overall miss cycles 241310944Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::total 1664532057 # number of overall miss cycles 241410585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 241510944Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8854 # number of ReadReq accesses(hits+misses) 241610944Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::total 8891 # number of ReadReq accesses(hits+misses) 241710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 241810585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 241910944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106984 # number of WriteLineReq accesses(hits+misses) 242010944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106984 # number of WriteLineReq accesses(hits+misses) 242110585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 242210944Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ide 8854 # number of demand (read+write) accesses 242310944Sandreas.hansson@arm.comsystem.iocache.demand_accesses::total 8894 # number of demand (read+write) accesses 242410585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 242510944Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ide 8854 # number of overall (read+write) accesses 242610944Sandreas.hansson@arm.comsystem.iocache.overall_accesses::total 8894 # number of overall (read+write) accesses 242710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 242810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 242910585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 243010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 243110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 243210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 243310892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 243410585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 243510585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 243610585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 243710585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 243810585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 243910585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 244010892Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 140405.405405 # average ReadReq miss latency 244110944Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 187369.331037 # average ReadReq miss latency 244210944Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 187173.890114 # average ReadReq miss latency 244310726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 244410726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 244510944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 118280.351043 # average WriteLineReq miss latency 244610944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::total 118280.351043 # average WriteLineReq miss latency 244710892Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139100 # average overall miss latency 244810944Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 187369.331037 # average overall miss latency 244910944Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::total 187152.243872 # average overall miss latency 245010892Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139100 # average overall miss latency 245110944Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 187369.331037 # average overall miss latency 245210944Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::total 187152.243872 # average overall miss latency 245310944Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_mshrs 32802 # number of cycles access was blocked 245410585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 245510944Sandreas.hansson@arm.comsystem.iocache.blocked::no_mshrs 3449 # number of cycles access was blocked 245610585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 245710944Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 9.510583 # average number of cycles each access was blocked 245810585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 245910585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 246010585Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 246110944Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 106950 # number of writebacks 246210944Sandreas.hansson@arm.comsystem.iocache.writebacks::total 106950 # number of writebacks 246310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 246410944Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8854 # number of ReadReq MSHR misses 246510944Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::total 8891 # number of ReadReq MSHR misses 246610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 246710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 246810944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106984 # number of WriteLineReq MSHR misses 246910944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106984 # number of WriteLineReq MSHR misses 247010585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 247110944Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ide 8854 # number of demand (read+write) MSHR misses 247210944Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::total 8894 # number of demand (read+write) MSHR misses 247310585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 247410944Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ide 8854 # number of overall MSHR misses 247510944Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::total 8894 # number of overall MSHR misses 247610892Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3345000 # number of ReadReq MSHR miss cycles 247710944Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1216268057 # number of ReadReq MSHR miss cycles 247810944Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1219613057 # number of ReadReq MSHR miss cycles 247910892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 219000 # number of WriteReq MSHR miss cycles 248010892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 219000 # number of WriteReq MSHR miss cycles 248110944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 7304905076 # number of WriteLineReq MSHR miss cycles 248210944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 7304905076 # number of WriteLineReq MSHR miss cycles 248310892Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3564000 # number of demand (read+write) MSHR miss cycles 248410944Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 1216268057 # number of demand (read+write) MSHR miss cycles 248510944Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::total 1219832057 # number of demand (read+write) MSHR miss cycles 248610892Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3564000 # number of overall MSHR miss cycles 248710944Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 1216268057 # number of overall MSHR miss cycles 248810944Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::total 1219832057 # number of overall MSHR miss cycles 248910585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 249010585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 249110585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 249210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 249310585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 249410892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 249510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 249610585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 249710585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 249810585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 249910585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 250010585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 250110585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 250210892Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90405.405405 # average ReadReq mshr miss latency 250310944Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 137369.331037 # average ReadReq mshr miss latency 250410944Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 137173.890114 # average ReadReq mshr miss latency 250510892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 73000 # average WriteReq mshr miss latency 250610892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 73000 # average WriteReq mshr miss latency 250710944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68280.351043 # average WriteLineReq mshr miss latency 250810944Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 68280.351043 # average WriteLineReq mshr miss latency 250910892Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89100 # average overall mshr miss latency 251010944Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 137369.331037 # average overall mshr miss latency 251110944Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 137152.243872 # average overall mshr miss latency 251210892Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89100 # average overall mshr miss latency 251310944Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 137369.331037 # average overall mshr miss latency 251410944Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 137152.243872 # average overall mshr miss latency 251510585Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 251610944Sandreas.hansson@arm.comsystem.l2c.tags.replacements 1146599 # number of replacements 251710944Sandreas.hansson@arm.comsystem.l2c.tags.tagsinuse 63894.227459 # Cycle average of tags in use 251810944Sandreas.hansson@arm.comsystem.l2c.tags.total_refs 5787888 # Total number of references to valid blocks. 251910944Sandreas.hansson@arm.comsystem.l2c.tags.sampled_refs 1208030 # Sample count of references to valid blocks. 252010944Sandreas.hansson@arm.comsystem.l2c.tags.avg_refs 4.791179 # Average number of references to valid blocks. 252110892Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 252210944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::writebacks 20522.379023 # Average occupied blocks per requestor 252310944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 161.905583 # Average occupied blocks per requestor 252410944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 188.170352 # Average occupied blocks per requestor 252510944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 7049.393840 # Average occupied blocks per requestor 252610944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 11329.558347 # Average occupied blocks per requestor 252710944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 10071.994886 # Average occupied blocks per requestor 252810944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 91.721739 # Average occupied blocks per requestor 252910944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 112.803397 # Average occupied blocks per requestor 253010944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 4897.031985 # Average occupied blocks per requestor 253110944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 4344.569454 # Average occupied blocks per requestor 253210944Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 5124.698853 # Average occupied blocks per requestor 253310944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::writebacks 0.313147 # Average percentage of cache occupancy 253410944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.002470 # Average percentage of cache occupancy 253510944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.002871 # Average percentage of cache occupancy 253610944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.107565 # Average percentage of cache occupancy 253710944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.172875 # Average percentage of cache occupancy 253810944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.153686 # Average percentage of cache occupancy 253910944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.001400 # Average percentage of cache occupancy 254010944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.001721 # Average percentage of cache occupancy 254110944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.074723 # Average percentage of cache occupancy 254210944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.066293 # Average percentage of cache occupancy 254310944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.078197 # Average percentage of cache occupancy 254410944Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::total 0.974949 # Average percentage of cache occupancy 254510944Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1022 10689 # Occupied blocks per task id 254610944Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 178 # Occupied blocks per task id 254710944Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 50564 # Occupied blocks per task id 254810944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::1 8 # Occupied blocks per task id 254910944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::2 577 # Occupied blocks per task id 255010944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::3 2554 # Occupied blocks per task id 255110944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::4 7550 # Occupied blocks per task id 255210944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::3 6 # Occupied blocks per task id 255310944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 172 # Occupied blocks per task id 255410944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id 255510944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 271 # Occupied blocks per task id 255610944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 1822 # Occupied blocks per task id 255710944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 12846 # Occupied blocks per task id 255810944Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 35586 # Occupied blocks per task id 255910944Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1022 0.163101 # Percentage of cache occupancy per task id 256010944Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.002716 # Percentage of cache occupancy per task id 256110944Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.771545 # Percentage of cache occupancy per task id 256210944Sandreas.hansson@arm.comsystem.l2c.tags.tag_accesses 67839853 # Number of tag accesses 256310944Sandreas.hansson@arm.comsystem.l2c.tags.data_accesses 67839853 # Number of data accesses 256410944Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::writebacks 2183647 # number of Writeback hits 256510944Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::total 2183647 # number of Writeback hits 256610944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 31153 # number of UpgradeReq hits 256710944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 25605 # number of UpgradeReq hits 256810944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::total 56758 # number of UpgradeReq hits 256910944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 6308 # number of SCUpgradeReq hits 257010944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 5360 # number of SCUpgradeReq hits 257110944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::total 11668 # number of SCUpgradeReq hits 257210944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 179937 # number of ReadExReq hits 257310944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 157833 # number of ReadExReq hits 257410944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::total 337770 # number of ReadExReq hits 257510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.dtb.walker 6619 # number of ReadSharedReq hits 257610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.itb.walker 4994 # number of ReadSharedReq hits 257710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.inst 688403 # number of ReadSharedReq hits 257810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.data 550904 # number of ReadSharedReq hits 257910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 317834 # number of ReadSharedReq hits 258010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.dtb.walker 5630 # number of ReadSharedReq hits 258110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.itb.walker 3645 # number of ReadSharedReq hits 258210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.inst 689738 # number of ReadSharedReq hits 258310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.data 516463 # number of ReadSharedReq hits 258410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 301818 # number of ReadSharedReq hits 258510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_hits::total 3086048 # number of ReadSharedReq hits 258610944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 6619 # number of demand (read+write) hits 258710944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 4994 # number of demand (read+write) hits 258810944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.inst 688403 # number of demand (read+write) hits 258910944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.data 730841 # number of demand (read+write) hits 259010944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 317834 # number of demand (read+write) hits 259110944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 5630 # number of demand (read+write) hits 259210944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 3645 # number of demand (read+write) hits 259310944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.inst 689738 # number of demand (read+write) hits 259410944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.data 674296 # number of demand (read+write) hits 259510944Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 301818 # number of demand (read+write) hits 259610944Sandreas.hansson@arm.comsystem.l2c.demand_hits::total 3423818 # number of demand (read+write) hits 259710944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 6619 # number of overall hits 259810944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 4994 # number of overall hits 259910944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.inst 688403 # number of overall hits 260010944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.data 730841 # number of overall hits 260110944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 317834 # number of overall hits 260210944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 5630 # number of overall hits 260310944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 3645 # number of overall hits 260410944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.inst 689738 # number of overall hits 260510944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.data 674296 # number of overall hits 260610944Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 301818 # number of overall hits 260710944Sandreas.hansson@arm.comsystem.l2c.overall_hits::total 3423818 # number of overall hits 260810944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 42274 # number of UpgradeReq misses 260910944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 44615 # number of UpgradeReq misses 261010944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::total 86889 # number of UpgradeReq misses 261110944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 8694 # number of SCUpgradeReq misses 261210944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 8260 # number of SCUpgradeReq misses 261310944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::total 16954 # number of SCUpgradeReq misses 261410944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 478873 # number of ReadExReq misses 261510944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 118092 # number of ReadExReq misses 261610944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::total 596965 # number of ReadExReq misses 261710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.dtb.walker 1177 # number of ReadSharedReq misses 261810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.itb.walker 1112 # number of ReadSharedReq misses 261910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.inst 65012 # number of ReadSharedReq misses 262010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.data 121116 # number of ReadSharedReq misses 262110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 167688 # number of ReadSharedReq misses 262210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.dtb.walker 801 # number of ReadSharedReq misses 262310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.itb.walker 747 # number of ReadSharedReq misses 262410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.inst 45048 # number of ReadSharedReq misses 262510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.data 75565 # number of ReadSharedReq misses 262610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 121227 # number of ReadSharedReq misses 262710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_misses::total 599493 # number of ReadSharedReq misses 262810944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 1177 # number of demand (read+write) misses 262910944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 1112 # number of demand (read+write) misses 263010944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.inst 65012 # number of demand (read+write) misses 263110944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.data 599989 # number of demand (read+write) misses 263210944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 167688 # number of demand (read+write) misses 263310944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 801 # number of demand (read+write) misses 263410944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.itb.walker 747 # number of demand (read+write) misses 263510944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.inst 45048 # number of demand (read+write) misses 263610944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.data 193657 # number of demand (read+write) misses 263710944Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 121227 # number of demand (read+write) misses 263810944Sandreas.hansson@arm.comsystem.l2c.demand_misses::total 1196458 # number of demand (read+write) misses 263910944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 1177 # number of overall misses 264010944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 1112 # number of overall misses 264110944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.inst 65012 # number of overall misses 264210944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.data 599989 # number of overall misses 264310944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 167688 # number of overall misses 264410944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 801 # number of overall misses 264510944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.itb.walker 747 # number of overall misses 264610944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.inst 45048 # number of overall misses 264710944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.data 193657 # number of overall misses 264810944Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 121227 # number of overall misses 264910944Sandreas.hansson@arm.comsystem.l2c.overall_misses::total 1196458 # number of overall misses 265010944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 285461500 # number of UpgradeReq miss cycles 265110944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 257633000 # number of UpgradeReq miss cycles 265210944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::total 543094500 # number of UpgradeReq miss cycles 265310944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 50714500 # number of SCUpgradeReq miss cycles 265410944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 48938500 # number of SCUpgradeReq miss cycles 265510944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 99653000 # number of SCUpgradeReq miss cycles 265610944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 44986860000 # number of ReadExReq miss cycles 265710944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 9946118500 # number of ReadExReq miss cycles 265810944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::total 54932978500 # number of ReadExReq miss cycles 265910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 102808500 # number of ReadSharedReq miss cycles 266010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 98262500 # number of ReadSharedReq miss cycles 266110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.inst 5348800500 # number of ReadSharedReq miss cycles 266210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.data 10715307000 # number of ReadSharedReq miss cycles 266310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 19492330795 # number of ReadSharedReq miss cycles 266410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 71359500 # number of ReadSharedReq miss cycles 266510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 66724500 # number of ReadSharedReq miss cycles 266610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.inst 3695471500 # number of ReadSharedReq miss cycles 266710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.data 6552252500 # number of ReadSharedReq miss cycles 266810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 13803765015 # number of ReadSharedReq miss cycles 266910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_latency::total 59947082310 # number of ReadSharedReq miss cycles 267010944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 102808500 # number of demand (read+write) miss cycles 267110944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 98262500 # number of demand (read+write) miss cycles 267210944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 5348800500 # number of demand (read+write) miss cycles 267310944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.data 55702167000 # number of demand (read+write) miss cycles 267410944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 19492330795 # number of demand (read+write) miss cycles 267510944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 71359500 # number of demand (read+write) miss cycles 267610944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 66724500 # number of demand (read+write) miss cycles 267710944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 3695471500 # number of demand (read+write) miss cycles 267810944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.data 16498371000 # number of demand (read+write) miss cycles 267910944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 13803765015 # number of demand (read+write) miss cycles 268010944Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::total 114880060810 # number of demand (read+write) miss cycles 268110944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 102808500 # number of overall miss cycles 268210944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 98262500 # number of overall miss cycles 268310944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 5348800500 # number of overall miss cycles 268410944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.data 55702167000 # number of overall miss cycles 268510944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 19492330795 # number of overall miss cycles 268610944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 71359500 # number of overall miss cycles 268710944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 66724500 # number of overall miss cycles 268810944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 3695471500 # number of overall miss cycles 268910944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.data 16498371000 # number of overall miss cycles 269010944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 13803765015 # number of overall miss cycles 269110944Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::total 114880060810 # number of overall miss cycles 269210944Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::writebacks 2183647 # number of Writeback accesses(hits+misses) 269310944Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::total 2183647 # number of Writeback accesses(hits+misses) 269410944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 73427 # number of UpgradeReq accesses(hits+misses) 269510944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 70220 # number of UpgradeReq accesses(hits+misses) 269610944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::total 143647 # number of UpgradeReq accesses(hits+misses) 269710944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 15002 # number of SCUpgradeReq accesses(hits+misses) 269810944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 13620 # number of SCUpgradeReq accesses(hits+misses) 269910944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::total 28622 # number of SCUpgradeReq accesses(hits+misses) 270010944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 658810 # number of ReadExReq accesses(hits+misses) 270110944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 275925 # number of ReadExReq accesses(hits+misses) 270210944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::total 934735 # number of ReadExReq accesses(hits+misses) 270310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 7796 # number of ReadSharedReq accesses(hits+misses) 270410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.itb.walker 6106 # number of ReadSharedReq accesses(hits+misses) 270510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.inst 753415 # number of ReadSharedReq accesses(hits+misses) 270610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.data 672020 # number of ReadSharedReq accesses(hits+misses) 270710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 485522 # number of ReadSharedReq accesses(hits+misses) 270810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 6431 # number of ReadSharedReq accesses(hits+misses) 270910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.itb.walker 4392 # number of ReadSharedReq accesses(hits+misses) 271010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.inst 734786 # number of ReadSharedReq accesses(hits+misses) 271110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.data 592028 # number of ReadSharedReq accesses(hits+misses) 271210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 423045 # number of ReadSharedReq accesses(hits+misses) 271310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_accesses::total 3685541 # number of ReadSharedReq accesses(hits+misses) 271410944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 7796 # number of demand (read+write) accesses 271510944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 6106 # number of demand (read+write) accesses 271610944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.inst 753415 # number of demand (read+write) accesses 271710944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.data 1330830 # number of demand (read+write) accesses 271810944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 485522 # number of demand (read+write) accesses 271910944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 6431 # number of demand (read+write) accesses 272010944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 4392 # number of demand (read+write) accesses 272110944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.inst 734786 # number of demand (read+write) accesses 272210944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.data 867953 # number of demand (read+write) accesses 272310944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 423045 # number of demand (read+write) accesses 272410944Sandreas.hansson@arm.comsystem.l2c.demand_accesses::total 4620276 # number of demand (read+write) accesses 272510944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 7796 # number of overall (read+write) accesses 272610944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 6106 # number of overall (read+write) accesses 272710944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.inst 753415 # number of overall (read+write) accesses 272810944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.data 1330830 # number of overall (read+write) accesses 272910944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 485522 # number of overall (read+write) accesses 273010944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 6431 # number of overall (read+write) accesses 273110944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 4392 # number of overall (read+write) accesses 273210944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.inst 734786 # number of overall (read+write) accesses 273310944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.data 867953 # number of overall (read+write) accesses 273410944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 423045 # number of overall (read+write) accesses 273510944Sandreas.hansson@arm.comsystem.l2c.overall_accesses::total 4620276 # number of overall (read+write) accesses 273610944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.575728 # miss rate for UpgradeReq accesses 273710944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.635360 # miss rate for UpgradeReq accesses 273810944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.604879 # miss rate for UpgradeReq accesses 273910944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.579523 # miss rate for SCUpgradeReq accesses 274010944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.606461 # miss rate for SCUpgradeReq accesses 274110944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.592342 # miss rate for SCUpgradeReq accesses 274210944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.726876 # miss rate for ReadExReq accesses 274310944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.427986 # miss rate for ReadExReq accesses 274410944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.638646 # miss rate for ReadExReq accesses 274510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.150975 # miss rate for ReadSharedReq accesses 274610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.182116 # miss rate for ReadSharedReq accesses 274710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.086290 # miss rate for ReadSharedReq accesses 274810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.180227 # miss rate for ReadSharedReq accesses 274910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.345377 # miss rate for ReadSharedReq accesses 275010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.124553 # miss rate for ReadSharedReq accesses 275110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.170082 # miss rate for ReadSharedReq accesses 275210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.061308 # miss rate for ReadSharedReq accesses 275310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.127638 # miss rate for ReadSharedReq accesses 275410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.286558 # miss rate for ReadSharedReq accesses 275510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_miss_rate::total 0.162661 # miss rate for ReadSharedReq accesses 275610944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.150975 # miss rate for demand accesses 275710944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.182116 # miss rate for demand accesses 275810944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.086290 # miss rate for demand accesses 275910944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.450838 # miss rate for demand accesses 276010944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.345377 # miss rate for demand accesses 276110944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.124553 # miss rate for demand accesses 276210944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.170082 # miss rate for demand accesses 276310944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.061308 # miss rate for demand accesses 276410944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.223119 # miss rate for demand accesses 276510944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.286558 # miss rate for demand accesses 276610944Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::total 0.258958 # miss rate for demand accesses 276710944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.150975 # miss rate for overall accesses 276810944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.182116 # miss rate for overall accesses 276910944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.086290 # miss rate for overall accesses 277010944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.450838 # miss rate for overall accesses 277110944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.345377 # miss rate for overall accesses 277210944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.124553 # miss rate for overall accesses 277310944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.170082 # miss rate for overall accesses 277410944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.061308 # miss rate for overall accesses 277510944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.223119 # miss rate for overall accesses 277610944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.286558 # miss rate for overall accesses 277710944Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::total 0.258958 # miss rate for overall accesses 277810944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6752.649383 # average UpgradeReq miss latency 277910944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5774.582540 # average UpgradeReq miss latency 278010944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 6250.440217 # average UpgradeReq miss latency 278110944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 5833.275822 # average SCUpgradeReq miss latency 278210944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5924.757869 # average SCUpgradeReq miss latency 278310944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 5877.845936 # average SCUpgradeReq miss latency 278410944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 93943.195795 # average ReadExReq miss latency 278510944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 84223.474071 # average ReadExReq miss latency 278610944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 92020.434196 # average ReadExReq miss latency 278710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 87347.918437 # average ReadSharedReq miss latency 278810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 88365.557554 # average ReadSharedReq miss latency 278910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 82274.049406 # average ReadSharedReq miss latency 279010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 88471.440602 # average ReadSharedReq miss latency 279110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 116241.655903 # average ReadSharedReq miss latency 279210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 89088.014981 # average ReadSharedReq miss latency 279310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 89323.293173 # average ReadSharedReq miss latency 279410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 82034.085864 # average ReadSharedReq miss latency 279510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 86710.150202 # average ReadSharedReq miss latency 279610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 113867.084189 # average ReadSharedReq miss latency 279710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::total 99996.300724 # average ReadSharedReq miss latency 279810944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 87347.918437 # average overall miss latency 279910944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 88365.557554 # average overall miss latency 280010944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 82274.049406 # average overall miss latency 280110944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 92838.647042 # average overall miss latency 280210944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 116241.655903 # average overall miss latency 280310944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89088.014981 # average overall miss latency 280410944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 89323.293173 # average overall miss latency 280510944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 82034.085864 # average overall miss latency 280610944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 85193.775593 # average overall miss latency 280710944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 113867.084189 # average overall miss latency 280810944Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::total 96016.793577 # average overall miss latency 280910944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 87347.918437 # average overall miss latency 281010944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 88365.557554 # average overall miss latency 281110944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 82274.049406 # average overall miss latency 281210944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 92838.647042 # average overall miss latency 281310944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 116241.655903 # average overall miss latency 281410944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89088.014981 # average overall miss latency 281510944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 89323.293173 # average overall miss latency 281610944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 82034.085864 # average overall miss latency 281710944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 85193.775593 # average overall miss latency 281810944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 113867.084189 # average overall miss latency 281910944Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::total 96016.793577 # average overall miss latency 282010944Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_mshrs 272 # number of cycles access was blocked 282110515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 282210892Sandreas.hansson@arm.comsystem.l2c.blocked::no_mshrs 3 # number of cycles access was blocked 282310515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 282410944Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs 90.666667 # average number of cycles each access was blocked 282510515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 282610515SAli.Saidi@ARM.comsystem.l2c.fast_writes 0 # number of fast writes performed 282710515SAli.Saidi@ARM.comsystem.l2c.cache_copies 0 # number of cache copies performed 282810944Sandreas.hansson@arm.comsystem.l2c.writebacks::writebacks 874415 # number of writebacks 282910944Sandreas.hansson@arm.comsystem.l2c.writebacks::total 874415 # number of writebacks 283010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.inst 124 # number of ReadSharedReq MSHR hits 283110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.data 6 # number of ReadSharedReq MSHR hits 283210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.inst 136 # number of ReadSharedReq MSHR hits 283310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.data 15 # number of ReadSharedReq MSHR hits 283410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_hits::total 281 # number of ReadSharedReq MSHR hits 283510944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 124 # number of demand (read+write) MSHR hits 283610944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.data 6 # number of demand (read+write) MSHR hits 283710944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 136 # number of demand (read+write) MSHR hits 283810944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.data 15 # number of demand (read+write) MSHR hits 283910944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::total 281 # number of demand (read+write) MSHR hits 284010944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 124 # number of overall MSHR hits 284110944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.data 6 # number of overall MSHR hits 284210944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 136 # number of overall MSHR hits 284310944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.data 15 # number of overall MSHR hits 284410944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::total 281 # number of overall MSHR hits 284510944Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_misses::writebacks 39767 # number of CleanEvict MSHR misses 284610944Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_misses::total 39767 # number of CleanEvict MSHR misses 284710944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 42274 # number of UpgradeReq MSHR misses 284810944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 44615 # number of UpgradeReq MSHR misses 284910944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 86889 # number of UpgradeReq MSHR misses 285010944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 8694 # number of SCUpgradeReq MSHR misses 285110944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 8260 # number of SCUpgradeReq MSHR misses 285210944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 16954 # number of SCUpgradeReq MSHR misses 285310944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 478873 # number of ReadExReq MSHR misses 285410944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 118092 # number of ReadExReq MSHR misses 285510944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::total 596965 # number of ReadExReq MSHR misses 285610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 1177 # number of ReadSharedReq MSHR misses 285710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 1112 # number of ReadSharedReq MSHR misses 285810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.inst 64888 # number of ReadSharedReq MSHR misses 285910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 121110 # number of ReadSharedReq MSHR misses 286010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 167688 # number of ReadSharedReq MSHR misses 286110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 801 # number of ReadSharedReq MSHR misses 286210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 747 # number of ReadSharedReq MSHR misses 286310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.inst 44912 # number of ReadSharedReq MSHR misses 286410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 75550 # number of ReadSharedReq MSHR misses 286510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 121227 # number of ReadSharedReq MSHR misses 286610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_misses::total 599212 # number of ReadSharedReq MSHR misses 286710944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 1177 # number of demand (read+write) MSHR misses 286810944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 1112 # number of demand (read+write) MSHR misses 286910944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 64888 # number of demand (read+write) MSHR misses 287010944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 599983 # number of demand (read+write) MSHR misses 287110944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 167688 # number of demand (read+write) MSHR misses 287210944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 801 # number of demand (read+write) MSHR misses 287310944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 747 # number of demand (read+write) MSHR misses 287410944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 44912 # number of demand (read+write) MSHR misses 287510944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 193642 # number of demand (read+write) MSHR misses 287610944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 121227 # number of demand (read+write) MSHR misses 287710944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::total 1196177 # number of demand (read+write) MSHR misses 287810944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 1177 # number of overall MSHR misses 287910944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 1112 # number of overall MSHR misses 288010944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 64888 # number of overall MSHR misses 288110944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 599983 # number of overall MSHR misses 288210944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 167688 # number of overall MSHR misses 288310944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 801 # number of overall MSHR misses 288410944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 747 # number of overall MSHR misses 288510944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 44912 # number of overall MSHR misses 288610944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 193642 # number of overall MSHR misses 288710944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 121227 # number of overall MSHR misses 288810944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::total 1196177 # number of overall MSHR misses 288910892Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 52292 # number of ReadReq MSHR uncacheable 289010944Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 30167 # number of ReadReq MSHR uncacheable 289110892Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 93 # number of ReadReq MSHR uncacheable 289210944Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 8247 # number of ReadReq MSHR uncacheable 289310944Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::total 90799 # number of ReadReq MSHR uncacheable 289410944Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 29885 # number of WriteReq MSHR uncacheable 289510944Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 8420 # number of WriteReq MSHR uncacheable 289610944Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::total 38305 # number of WriteReq MSHR uncacheable 289710892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 52292 # number of overall MSHR uncacheable misses 289810944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 60052 # number of overall MSHR uncacheable misses 289910892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 93 # number of overall MSHR uncacheable misses 290010944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 16667 # number of overall MSHR uncacheable misses 290110944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::total 129104 # number of overall MSHR uncacheable misses 290210944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 877451504 # number of UpgradeReq MSHR miss cycles 290310944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 925962001 # number of UpgradeReq MSHR miss cycles 290410944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 1803413505 # number of UpgradeReq MSHR miss cycles 290510944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 180795000 # number of SCUpgradeReq MSHR miss cycles 290610944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 171889500 # number of SCUpgradeReq MSHR miss cycles 290710944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 352684500 # number of SCUpgradeReq MSHR miss cycles 290810944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 40198130000 # number of ReadExReq MSHR miss cycles 290910944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 8765198500 # number of ReadExReq MSHR miss cycles 291010944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 48963328500 # number of ReadExReq MSHR miss cycles 291110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 91038500 # number of ReadSharedReq MSHR miss cycles 291210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 87142500 # number of ReadSharedReq MSHR miss cycles 291310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 4691111500 # number of ReadSharedReq MSHR miss cycles 291410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 9503861000 # number of ReadSharedReq MSHR miss cycles 291510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 17815450795 # number of ReadSharedReq MSHR miss cycles 291610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 63349500 # number of ReadSharedReq MSHR miss cycles 291710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 59254500 # number of ReadSharedReq MSHR miss cycles 291810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 3237260500 # number of ReadSharedReq MSHR miss cycles 291910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 5795509500 # number of ReadSharedReq MSHR miss cycles 292010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 12591495015 # number of ReadSharedReq MSHR miss cycles 292110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::total 53935473310 # number of ReadSharedReq MSHR miss cycles 292210944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 91038500 # number of demand (read+write) MSHR miss cycles 292310944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 87142500 # number of demand (read+write) MSHR miss cycles 292410944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 4691111500 # number of demand (read+write) MSHR miss cycles 292510944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 49701991000 # number of demand (read+write) MSHR miss cycles 292610944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 17815450795 # number of demand (read+write) MSHR miss cycles 292710944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 63349500 # number of demand (read+write) MSHR miss cycles 292810944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 59254500 # number of demand (read+write) MSHR miss cycles 292910944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 3237260500 # number of demand (read+write) MSHR miss cycles 293010944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 14560708000 # number of demand (read+write) MSHR miss cycles 293110944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 12591495015 # number of demand (read+write) MSHR miss cycles 293210944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::total 102898801810 # number of demand (read+write) MSHR miss cycles 293310944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 91038500 # number of overall MSHR miss cycles 293410944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 87142500 # number of overall MSHR miss cycles 293510944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 4691111500 # number of overall MSHR miss cycles 293610944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 49701991000 # number of overall MSHR miss cycles 293710944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 17815450795 # number of overall MSHR miss cycles 293810944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 63349500 # number of overall MSHR miss cycles 293910944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 59254500 # number of overall MSHR miss cycles 294010944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 3237260500 # number of overall MSHR miss cycles 294110944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 14560708000 # number of overall MSHR miss cycles 294210944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 12591495015 # number of overall MSHR miss cycles 294310944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::total 102898801810 # number of overall MSHR miss cycles 294410892Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 3261312500 # number of ReadReq MSHR uncacheable cycles 294510944Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 4641716000 # number of ReadReq MSHR uncacheable cycles 294610944Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 6042500 # number of ReadReq MSHR uncacheable cycles 294710944Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 881581500 # number of ReadReq MSHR uncacheable cycles 294810944Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 8790652500 # number of ReadReq MSHR uncacheable cycles 294910944Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4402307500 # number of WriteReq MSHR uncacheable cycles 295010944Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 1020289500 # number of WriteReq MSHR uncacheable cycles 295110944Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::total 5422597000 # number of WriteReq MSHR uncacheable cycles 295210892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 3261312500 # number of overall MSHR uncacheable cycles 295310944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 9044023500 # number of overall MSHR uncacheable cycles 295410944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 6042500 # number of overall MSHR uncacheable cycles 295510944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 1901871000 # number of overall MSHR uncacheable cycles 295610944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 14213249500 # number of overall MSHR uncacheable cycles 295710892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 295810892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 295910944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.575728 # mshr miss rate for UpgradeReq accesses 296010944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.635360 # mshr miss rate for UpgradeReq accesses 296110944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.604879 # mshr miss rate for UpgradeReq accesses 296210944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.579523 # mshr miss rate for SCUpgradeReq accesses 296310944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.606461 # mshr miss rate for SCUpgradeReq accesses 296410944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.592342 # mshr miss rate for SCUpgradeReq accesses 296510944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.726876 # mshr miss rate for ReadExReq accesses 296610944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.427986 # mshr miss rate for ReadExReq accesses 296710944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.638646 # mshr miss rate for ReadExReq accesses 296810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.150975 # mshr miss rate for ReadSharedReq accesses 296910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.182116 # mshr miss rate for ReadSharedReq accesses 297010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.086125 # mshr miss rate for ReadSharedReq accesses 297110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.180218 # mshr miss rate for ReadSharedReq accesses 297210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.345377 # mshr miss rate for ReadSharedReq accesses 297310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.124553 # mshr miss rate for ReadSharedReq accesses 297410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.170082 # mshr miss rate for ReadSharedReq accesses 297510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.061123 # mshr miss rate for ReadSharedReq accesses 297610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.127612 # mshr miss rate for ReadSharedReq accesses 297710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.286558 # mshr miss rate for ReadSharedReq accesses 297810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.162585 # mshr miss rate for ReadSharedReq accesses 297910944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.150975 # mshr miss rate for demand accesses 298010944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.182116 # mshr miss rate for demand accesses 298110944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.086125 # mshr miss rate for demand accesses 298210944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.450834 # mshr miss rate for demand accesses 298310944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.345377 # mshr miss rate for demand accesses 298410944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.124553 # mshr miss rate for demand accesses 298510944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.170082 # mshr miss rate for demand accesses 298610944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.061123 # mshr miss rate for demand accesses 298710944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.223102 # mshr miss rate for demand accesses 298810944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.286558 # mshr miss rate for demand accesses 298910944Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.258897 # mshr miss rate for demand accesses 299010944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.150975 # mshr miss rate for overall accesses 299110944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.182116 # mshr miss rate for overall accesses 299210944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.086125 # mshr miss rate for overall accesses 299310944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.450834 # mshr miss rate for overall accesses 299410944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.345377 # mshr miss rate for overall accesses 299510944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.124553 # mshr miss rate for overall accesses 299610944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.170082 # mshr miss rate for overall accesses 299710944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.061123 # mshr miss rate for overall accesses 299810944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.223102 # mshr miss rate for overall accesses 299910944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.286558 # mshr miss rate for overall accesses 300010944Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.258897 # mshr miss rate for overall accesses 300110944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20756.292378 # average UpgradeReq mshr miss latency 300210944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20754.499630 # average UpgradeReq mshr miss latency 300310944Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 20755.371854 # average UpgradeReq mshr miss latency 300410944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20795.376121 # average SCUpgradeReq mshr miss latency 300510944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 20809.866828 # average SCUpgradeReq mshr miss latency 300610944Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 20802.436003 # average SCUpgradeReq mshr miss latency 300710944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 83943.195795 # average ReadExReq mshr miss latency 300810944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 74223.474071 # average ReadExReq mshr miss latency 300910944Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 82020.434196 # average ReadExReq mshr miss latency 301010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 77347.918437 # average ReadSharedReq mshr miss latency 301110944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 78365.557554 # average ReadSharedReq mshr miss latency 301210944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 72295.516891 # average ReadSharedReq mshr miss latency 301310944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 78472.966724 # average ReadSharedReq mshr miss latency 301410944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 106241.655903 # average ReadSharedReq mshr miss latency 301510944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 79088.014981 # average ReadSharedReq mshr miss latency 301610944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 79323.293173 # average ReadSharedReq mshr miss latency 301710944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 72080.078821 # average ReadSharedReq mshr miss latency 301810944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 76710.913302 # average ReadSharedReq mshr miss latency 301910944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 103867.084189 # average ReadSharedReq mshr miss latency 302010944Sandreas.hansson@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 90010.669529 # average ReadSharedReq mshr miss latency 302110944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 77347.918437 # average overall mshr miss latency 302210944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 78365.557554 # average overall mshr miss latency 302310944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72295.516891 # average overall mshr miss latency 302410944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 82838.998772 # average overall mshr miss latency 302510944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 106241.655903 # average overall mshr miss latency 302610944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 79088.014981 # average overall mshr miss latency 302710944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 79323.293173 # average overall mshr miss latency 302810944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72080.078821 # average overall mshr miss latency 302910944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 75193.955857 # average overall mshr miss latency 303010944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 103867.084189 # average overall mshr miss latency 303110944Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 86023.056630 # average overall mshr miss latency 303210944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 77347.918437 # average overall mshr miss latency 303310944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 78365.557554 # average overall mshr miss latency 303410944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72295.516891 # average overall mshr miss latency 303510944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 82838.998772 # average overall mshr miss latency 303610944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 106241.655903 # average overall mshr miss latency 303710944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 79088.014981 # average overall mshr miss latency 303810944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 79323.293173 # average overall mshr miss latency 303910944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72080.078821 # average overall mshr miss latency 304010944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 75193.955857 # average overall mshr miss latency 304110944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 103867.084189 # average overall mshr miss latency 304210944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 86023.056630 # average overall mshr miss latency 304310892Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 62367.331523 # average ReadReq mshr uncacheable latency 304410944Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 153867.338482 # average ReadReq mshr uncacheable latency 304510944Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 64973.118280 # average ReadReq mshr uncacheable latency 304610944Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 106897.235358 # average ReadReq mshr uncacheable latency 304710944Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 96814.419762 # average ReadReq mshr uncacheable latency 304810944Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 147308.265016 # average WriteReq mshr uncacheable latency 304910944Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 121174.524941 # average WriteReq mshr uncacheable latency 305010944Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total 141563.686203 # average WriteReq mshr uncacheable latency 305110892Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 62367.331523 # average overall mshr uncacheable latency 305210944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 150603.202225 # average overall mshr uncacheable latency 305310944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 64973.118280 # average overall mshr uncacheable latency 305410944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 114109.977800 # average overall mshr uncacheable latency 305510944Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total 110091.472766 # average overall mshr uncacheable latency 305610515SAli.Saidi@ARM.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 305710944Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 90799 # Transaction distribution 305810944Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 698902 # Transaction distribution 305910944Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 38305 # Transaction distribution 306010944Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 38305 # Transaction distribution 306110944Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 981364 # Transaction distribution 306210944Sandreas.hansson@arm.comsystem.membus.trans_dist::CleanEvict 209019 # Transaction distribution 306310944Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 434160 # Transaction distribution 306410944Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeReq 274076 # Transaction distribution 306510944Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 111283 # Transaction distribution 306610944Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeFailReq 1 # Transaction distribution 306710944Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 609626 # Transaction distribution 306810944Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 589528 # Transaction distribution 306910944Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadSharedReq 608103 # Transaction distribution 307010944Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateReq 106984 # Transaction distribution 307110944Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateResp 106984 # Transaction distribution 307210944Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122944 # Packet count per connected master and slave (bytes) 307310585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 52 # Packet count per connected master and slave (bytes) 307410944Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 25274 # Packet count per connected master and slave (bytes) 307510944Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4403229 # Packet count per connected master and slave (bytes) 307610944Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 4551499 # Packet count per connected master and slave (bytes) 307710944Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 343039 # Packet count per connected master and slave (bytes) 307810944Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 343039 # Packet count per connected master and slave (bytes) 307910944Sandreas.hansson@arm.comsystem.membus.pkt_count::total 4894538 # Packet count per connected master and slave (bytes) 308010944Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155959 # Cumulative packet size per connected master and slave (bytes) 308110585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1324 # Cumulative packet size per connected master and slave (bytes) 308210944Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 50548 # Cumulative packet size per connected master and slave (bytes) 308310944Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 135367808 # Cumulative packet size per connected master and slave (bytes) 308410944Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 135575639 # Cumulative packet size per connected master and slave (bytes) 308510944Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7275904 # Cumulative packet size per connected master and slave (bytes) 308610944Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 7275904 # Cumulative packet size per connected master and slave (bytes) 308710944Sandreas.hansson@arm.comsystem.membus.pkt_size::total 142851543 # Cumulative packet size per connected master and slave (bytes) 308810944Sandreas.hansson@arm.comsystem.membus.snoops 619953 # Total snoops (count) 308910944Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 3354848 # Request fanout histogram 309010585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 309110585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 309210585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 309310585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 309410944Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 3354848 100.00% 100.00% # Request fanout histogram 309510585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 309610585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 309710585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 309810585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 309910944Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 3354848 # Request fanout histogram 310010944Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 109588500 # Layer occupancy (ticks) 310110585Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 310210892Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 33984 # Layer occupancy (ticks) 310310585Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 310410944Sandreas.hansson@arm.comsystem.membus.reqLayer2.occupancy 21072500 # Layer occupancy (ticks) 310510585Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 310610944Sandreas.hansson@arm.comsystem.membus.reqLayer5.occupancy 6982752656 # Layer occupancy (ticks) 310710585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 310810944Sandreas.hansson@arm.comsystem.membus.respLayer2.occupancy 6858580357 # Layer occupancy (ticks) 310910585Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 311010944Sandreas.hansson@arm.comsystem.membus.respLayer3.occupancy 229669194 # Layer occupancy (ticks) 311110585Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 311210515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 311310515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 311410515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 311510515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 311610515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 311710515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 311810515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 311910515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 312010515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 312110515SAli.Saidi@ARM.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 312210515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 312310515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 312410515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 312510515SAli.Saidi@ARM.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 312610515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 312710515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 312810515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 312910515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 313010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 313110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 313210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 313310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 313410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 313510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 313610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 313710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 313810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 313910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 314010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 314110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 314210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 314310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 314410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 314510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 314610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 314710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 314810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 314910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 315010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 315110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 315210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 315310515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 315411014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_clcd.clock 42105 # Clock period in ticks 315511014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_cpu.clock 16667 # Clock period in ticks 315611014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_ddr.clock 25000 # Clock period in ticks 315711014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_hsbm.clock 25000 # Clock period in ticks 315811014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_mcc.clock 20000 # Clock period in ticks 315911014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_peripheral.clock 41667 # Clock period in ticks 316011014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_pxl.clock 42105 # Clock period in ticks 316111014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_smb.clock 20000 # Clock period in ticks 316211014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_sys.clock 16667 # Clock period in ticks 316311014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_system_bus.clock 41667 # Clock period in ticks 316410944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadReq 90801 # Transaction distribution 316510944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadResp 4609563 # Transaction distribution 316610944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteReq 38305 # Transaction distribution 316710944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteResp 38305 # Transaction distribution 316810944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::Writeback 3165042 # Transaction distribution 316910944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::CleanEvict 1502795 # Transaction distribution 317010944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 483481 # Transaction distribution 317110944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 285744 # Transaction distribution 317210944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 769225 # Transaction distribution 317310944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 105 # Transaction distribution 317410944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeFailResp 105 # Transaction distribution 317510944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExReq 1092976 # Transaction distribution 317610944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExResp 1092976 # Transaction distribution 317710944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadSharedReq 4526002 # Transaction distribution 317810944Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::InvalidateReq 106984 # Transaction distribution 317910944Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 8264892 # Packet count per connected master and slave (bytes) 318010944Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 6572319 # Packet count per connected master and slave (bytes) 318110944Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count::total 14837211 # Packet count per connected master and slave (bytes) 318210944Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 254099969 # Cumulative packet size per connected master and slave (bytes) 318310944Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 185036822 # Cumulative packet size per connected master and slave (bytes) 318410944Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size::total 439136791 # Cumulative packet size per connected master and slave (bytes) 318510944Sandreas.hansson@arm.comsystem.toL2Bus.snoops 2966852 # Total snoops (count) 318610944Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::samples 12598332 # Request fanout histogram 318710944Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::mean 1.109406 # Request fanout histogram 318810944Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.312147 # Request fanout histogram 318910515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 319010515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 319110944Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::1 11220005 89.06% 89.06% # Request fanout histogram 319210944Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::2 1378327 10.94% 100.00% # Request fanout histogram 319310515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 319410515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 319510515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 319610944Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::total 12598332 # Request fanout histogram 319710944Sandreas.hansson@arm.comsystem.toL2Bus.reqLayer0.occupancy 8167142441 # Layer occupancy (ticks) 319810515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 319910944Sandreas.hansson@arm.comsystem.toL2Bus.snoopLayer0.occupancy 2478499 # Layer occupancy (ticks) 320010515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 320110944Sandreas.hansson@arm.comsystem.toL2Bus.respLayer0.occupancy 4888169243 # Layer occupancy (ticks) 320210515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 320310944Sandreas.hansson@arm.comsystem.toL2Bus.respLayer1.occupancy 4052371405 # Layer occupancy (ticks) 320410515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 320510515SAli.Saidi@ARM.com 320610515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3207