stats.txt revision 10726
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 310726Sandreas.hansson@arm.comsim_seconds 47.357291 # Number of seconds simulated 410726Sandreas.hansson@arm.comsim_ticks 47357290872500 # Number of ticks simulated 510726Sandreas.hansson@arm.comfinal_tick 47357290872500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 710726Sandreas.hansson@arm.comhost_inst_rate 179609 # Simulator instruction rate (inst/s) 810726Sandreas.hansson@arm.comhost_op_rate 211253 # Simulator op (including micro ops) rate (op/s) 910726Sandreas.hansson@arm.comhost_tick_rate 9509351214 # Simulator tick rate (ticks/s) 1010726Sandreas.hansson@arm.comhost_mem_usage 764316 # Number of bytes of host memory used 1110726Sandreas.hansson@arm.comhost_seconds 4980.08 # Real time elapsed on the host 1210726Sandreas.hansson@arm.comsim_insts 894465242 # Number of instructions simulated 1310726Sandreas.hansson@arm.comsim_ops 1052057457 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.dtb.walker 141696 # Number of bytes read from this memory 1710726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 131328 # Number of bytes read from this memory 1810726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.inst 8696576 # Number of bytes read from this memory 1910726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.data 13989464 # Number of bytes read from this memory 2010726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 21378112 # Number of bytes read from this memory 2110726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.dtb.walker 133248 # Number of bytes read from this memory 2210726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.itb.walker 113344 # Number of bytes read from this memory 2310726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.inst 3297088 # Number of bytes read from this memory 2410726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.data 7559072 # Number of bytes read from this memory 2510726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 13082368 # Number of bytes read from this memory 2610726Sandreas.hansson@arm.comsystem.physmem.bytes_read::realview.ide 433472 # Number of bytes read from this memory 2710726Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 68955768 # Number of bytes read from this memory 2810726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 8696576 # Number of instructions bytes read from this memory 2910726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 3297088 # Number of instructions bytes read from this memory 3010726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 11993664 # Number of instructions bytes read from this memory 3110726Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 79042240 # Number of bytes written to this memory 3210636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu0.data 20812 # Number of bytes written to this memory 3310636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3410726Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 79063056 # Number of bytes written to this memory 3510726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.dtb.walker 2214 # Number of read requests responded to by this memory 3610726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.itb.walker 2052 # Number of read requests responded to by this memory 3710726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.inst 135884 # Number of read requests responded to by this memory 3810726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.data 218607 # Number of read requests responded to by this memory 3910726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 334033 # Number of read requests responded to by this memory 4010726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.dtb.walker 2082 # Number of read requests responded to by this memory 4110726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.itb.walker 1771 # Number of read requests responded to by this memory 4210726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.inst 51517 # Number of read requests responded to by this memory 4310726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.data 118125 # Number of read requests responded to by this memory 4410726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 204412 # Number of read requests responded to by this memory 4510726Sandreas.hansson@arm.comsystem.physmem.num_reads::realview.ide 6773 # Number of read requests responded to by this memory 4610726Sandreas.hansson@arm.comsystem.physmem.num_reads::total 1077470 # Number of read requests responded to by this memory 4710726Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 1235035 # Number of write requests responded to by this memory 4810636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu0.data 2602 # Number of write requests responded to by this memory 4910636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5010726Sandreas.hansson@arm.comsystem.physmem.num_writes::total 1237638 # Number of write requests responded to by this memory 5110726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.dtb.walker 2992 # Total read bandwidth from this memory (bytes/s) 5210726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.itb.walker 2773 # Total read bandwidth from this memory (bytes/s) 5310726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.inst 183638 # Total read bandwidth from this memory (bytes/s) 5410726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.data 295403 # Total read bandwidth from this memory (bytes/s) 5510726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 451422 # Total read bandwidth from this memory (bytes/s) 5610726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.dtb.walker 2814 # Total read bandwidth from this memory (bytes/s) 5710726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.itb.walker 2393 # Total read bandwidth from this memory (bytes/s) 5810726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.inst 69622 # Total read bandwidth from this memory (bytes/s) 5910726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.data 159618 # Total read bandwidth from this memory (bytes/s) 6010726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 276248 # Total read bandwidth from this memory (bytes/s) 6110726Sandreas.hansson@arm.comsystem.physmem.bw_read::realview.ide 9153 # Total read bandwidth from this memory (bytes/s) 6210726Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1456075 # Total read bandwidth from this memory (bytes/s) 6310726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu0.inst 183638 # Instruction read bandwidth from this memory (bytes/s) 6410726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu1.inst 69622 # Instruction read bandwidth from this memory (bytes/s) 6510726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 253259 # Instruction read bandwidth from this memory (bytes/s) 6610726Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 1669062 # Write bandwidth from this memory (bytes/s) 6710636Snilay@cs.wisc.edusystem.physmem.bw_write::cpu0.data 439 # Write bandwidth from this memory (bytes/s) 6810636Snilay@cs.wisc.edusystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6910726Sandreas.hansson@arm.comsystem.physmem.bw_write::total 1669501 # Write bandwidth from this memory (bytes/s) 7010726Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 1669062 # Total bandwidth to/from this memory (bytes/s) 7110726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.dtb.walker 2992 # Total bandwidth to/from this memory (bytes/s) 7210726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.itb.walker 2773 # Total bandwidth to/from this memory (bytes/s) 7310726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.inst 183638 # Total bandwidth to/from this memory (bytes/s) 7410726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.data 295842 # Total bandwidth to/from this memory (bytes/s) 7510726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 451422 # Total bandwidth to/from this memory (bytes/s) 7610726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.dtb.walker 2814 # Total bandwidth to/from this memory (bytes/s) 7710726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.itb.walker 2393 # Total bandwidth to/from this memory (bytes/s) 7810726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.inst 69622 # Total bandwidth to/from this memory (bytes/s) 7910726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.data 159618 # Total bandwidth to/from this memory (bytes/s) 8010726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 276248 # Total bandwidth to/from this memory (bytes/s) 8110726Sandreas.hansson@arm.comsystem.physmem.bw_total::realview.ide 9153 # Total bandwidth to/from this memory (bytes/s) 8210726Sandreas.hansson@arm.comsystem.physmem.bw_total::total 3125576 # Total bandwidth to/from this memory (bytes/s) 8310726Sandreas.hansson@arm.comsystem.physmem.readReqs 1077470 # Number of read requests accepted 8410726Sandreas.hansson@arm.comsystem.physmem.writeReqs 1907210 # Number of write requests accepted 8510726Sandreas.hansson@arm.comsystem.physmem.readBursts 1077470 # Number of DRAM read bursts, including those serviced by the write queue 8610726Sandreas.hansson@arm.comsystem.physmem.writeBursts 1907210 # Number of DRAM write bursts, including those merged in the write queue 8710726Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 68937984 # Total number of bytes read from DRAM 8810726Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 20096 # Total number of bytes read from write queue 8910726Sandreas.hansson@arm.comsystem.physmem.bytesWritten 118940800 # Total number of bytes written to DRAM 9010726Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 68955768 # Total read bytes from the system interface side 9110726Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 121915664 # Total written bytes from the system interface side 9210726Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 314 # Number of DRAM read bursts serviced by the write queue 9310726Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 48739 # Number of DRAM write bursts merged with an existing one 9410726Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 118611 # Number of requests that are neither read nor write 9510726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 58565 # Per bank write bursts 9610726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 71236 # Per bank write bursts 9710726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 60619 # Per bank write bursts 9810726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 68763 # Per bank write bursts 9910726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 63623 # Per bank write bursts 10010726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 74242 # Per bank write bursts 10110726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 69161 # Per bank write bursts 10210726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 67695 # Per bank write bursts 10310726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 61029 # Per bank write bursts 10410726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 112215 # Per bank write bursts 10510726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 55292 # Per bank write bursts 10610726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 71140 # Per bank write bursts 10710726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 63760 # Per bank write bursts 10810726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 63951 # Per bank write bursts 10910726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 57537 # Per bank write bursts 11010726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 58328 # Per bank write bursts 11110726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 113661 # Per bank write bursts 11210726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 123588 # Per bank write bursts 11310726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 119813 # Per bank write bursts 11410726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 126847 # Per bank write bursts 11510726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 114977 # Per bank write bursts 11610726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 123724 # Per bank write bursts 11710726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 117451 # Per bank write bursts 11810726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 117840 # Per bank write bursts 11910726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 112656 # Per bank write bursts 12010726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 114020 # Per bank write bursts 12110726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 109420 # Per bank write bursts 12210726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 118853 # Per bank write bursts 12310726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 108855 # Per bank write bursts 12410726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 111956 # Per bank write bursts 12510726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 111151 # Per bank write bursts 12610726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 113638 # Per bank write bursts 12710515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12810726Sandreas.hansson@arm.comsystem.physmem.numWrRetry 260 # Number of times write queue was full causing retry 12910726Sandreas.hansson@arm.comsystem.physmem.totGap 47357288950000 # Total gap between requests 13010515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13310515SAli.Saidi@ARM.comsystem.physmem.readPktSize::3 37 # Read request sizes (log2) 13410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 5 # Read request sizes (log2) 13510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13610726Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 1077428 # Read request sizes (log2) 13710515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010515SAli.Saidi@ARM.comsystem.physmem.writePktSize::3 2601 # Write request sizes (log2) 14110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14310726Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 1904607 # Write request sizes (log2) 14410726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 705573 # What read queue length does an incoming req see 14510726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 108235 # What read queue length does an incoming req see 14610726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 48143 # What read queue length does an incoming req see 14710726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 42943 # What read queue length does an incoming req see 14810726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 38392 # What read queue length does an incoming req see 14910726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 34676 # What read queue length does an incoming req see 15010726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 30928 # What read queue length does an incoming req see 15110726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 26708 # What read queue length does an incoming req see 15210726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 22131 # What read queue length does an incoming req see 15310726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 7359 # What read queue length does an incoming req see 15410726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 3686 # What read queue length does an incoming req see 15510726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 2740 # What read queue length does an incoming req see 15610726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 2189 # What read queue length does an incoming req see 15710726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 1653 # What read queue length does an incoming req see 15810726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 597 # What read queue length does an incoming req see 15910726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 376 # What read queue length does an incoming req see 16010726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 310 # What read queue length does an incoming req see 16110726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 251 # What read queue length does an incoming req see 16210726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 148 # What read queue length does an incoming req see 16310726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 115 # What read queue length does an incoming req see 16410726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 3 # What read queue length does an incoming req see 16510726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 16610628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 16710628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 16810515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 16910515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 44576 # What write queue length does an incoming req see 19210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 64765 # What write queue length does an incoming req see 19310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 92305 # What write queue length does an incoming req see 19410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 104587 # What write queue length does an incoming req see 19510726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 111564 # What write queue length does an incoming req see 19610726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 110175 # What write queue length does an incoming req see 19710726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 106822 # What write queue length does an incoming req see 19810726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 101643 # What write queue length does an incoming req see 19910726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 99926 # What write queue length does an incoming req see 20010726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 96867 # What write queue length does an incoming req see 20110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 96399 # What write queue length does an incoming req see 20210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 113990 # What write queue length does an incoming req see 20310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 101913 # What write queue length does an incoming req see 20410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 97920 # What write queue length does an incoming req see 20510726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 113164 # What write queue length does an incoming req see 20610726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 100658 # What write queue length does an incoming req see 20710726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 96398 # What write queue length does an incoming req see 20810726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 90928 # What write queue length does an incoming req see 20910726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 8107 # What write queue length does an incoming req see 21010726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 7132 # What write queue length does an incoming req see 21110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 6659 # What write queue length does an incoming req see 21210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 8098 # What write queue length does an incoming req see 21310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 8013 # What write queue length does an incoming req see 21410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 7258 # What write queue length does an incoming req see 21510726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 7405 # What write queue length does an incoming req see 21610726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 7913 # What write queue length does an incoming req see 21710726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 6069 # What write queue length does an incoming req see 21810726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 5784 # What write queue length does an incoming req see 21910726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 5219 # What write queue length does an incoming req see 22010726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 5502 # What write queue length does an incoming req see 22110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 4413 # What write queue length does an incoming req see 22210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 4155 # What write queue length does an incoming req see 22310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 4227 # What write queue length does an incoming req see 22410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 3337 # What write queue length does an incoming req see 22510726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 2456 # What write queue length does an incoming req see 22610726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 1895 # What write queue length does an incoming req see 22710726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 1702 # What write queue length does an incoming req see 22810726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 1184 # What write queue length does an incoming req see 22910726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 1091 # What write queue length does an incoming req see 23010726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 983 # What write queue length does an incoming req see 23110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 907 # What write queue length does an incoming req see 23210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 729 # What write queue length does an incoming req see 23310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 693 # What write queue length does an incoming req see 23410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 533 # What write queue length does an incoming req see 23510726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 512 # What write queue length does an incoming req see 23610726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 424 # What write queue length does an incoming req see 23710726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 412 # What write queue length does an incoming req see 23810726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 263 # What write queue length does an incoming req see 23910726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 781 # What write queue length does an incoming req see 24010726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 1066280 # Bytes accessed per row activation 24110726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 176.199272 # Bytes accessed per row activation 24210726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 107.583604 # Bytes accessed per row activation 24310726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 245.477591 # Bytes accessed per row activation 24410726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 681708 63.93% 63.93% # Bytes accessed per row activation 24510726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 204893 19.22% 83.15% # Bytes accessed per row activation 24610726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 51569 4.84% 87.99% # Bytes accessed per row activation 24710726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 24658 2.31% 90.30% # Bytes accessed per row activation 24810726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 19159 1.80% 92.09% # Bytes accessed per row activation 24910726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 12349 1.16% 93.25% # Bytes accessed per row activation 25010726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 8689 0.81% 94.07% # Bytes accessed per row activation 25110726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 7706 0.72% 94.79% # Bytes accessed per row activation 25210726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 55549 5.21% 100.00% # Bytes accessed per row activation 25310726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 1066280 # Bytes accessed per row activation 25410726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 82344 # Reads before turning the bus around for writes 25510726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 13.080819 # Reads before turning the bus around for writes 25610726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 137.450182 # Reads before turning the bus around for writes 25710726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-1023 82341 100.00% 100.00% # Reads before turning the bus around for writes 25810726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::1024-2047 1 0.00% 100.00% # Reads before turning the bus around for writes 25910585Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::25600-26623 1 0.00% 100.00% # Reads before turning the bus around for writes 26010628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::28672-29695 1 0.00% 100.00% # Reads before turning the bus around for writes 26110726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 82344 # Reads before turning the bus around for writes 26210726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 82344 # Writes before turning the bus around for reads 26310726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 22.569343 # Writes before turning the bus around for reads 26410726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 19.983627 # Writes before turning the bus around for reads 26510726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 21.346474 # Writes before turning the bus around for reads 26610726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16-31 74619 90.62% 90.62% # Writes before turning the bus around for reads 26710726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::32-47 3701 4.49% 95.11% # Writes before turning the bus around for reads 26810726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::48-63 1617 1.96% 97.08% # Writes before turning the bus around for reads 26910726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::64-79 776 0.94% 98.02% # Writes before turning the bus around for reads 27010726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::80-95 389 0.47% 98.49% # Writes before turning the bus around for reads 27110726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::96-111 290 0.35% 98.84% # Writes before turning the bus around for reads 27210726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::112-127 467 0.57% 99.41% # Writes before turning the bus around for reads 27310726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::128-143 184 0.22% 99.63% # Writes before turning the bus around for reads 27410726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::144-159 57 0.07% 99.70% # Writes before turning the bus around for reads 27510726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::160-175 20 0.02% 99.73% # Writes before turning the bus around for reads 27610726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::176-191 62 0.08% 99.80% # Writes before turning the bus around for reads 27710726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::192-207 36 0.04% 99.85% # Writes before turning the bus around for reads 27810726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::208-223 12 0.01% 99.86% # Writes before turning the bus around for reads 27910726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::224-239 4 0.00% 99.87% # Writes before turning the bus around for reads 28010726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::240-255 2 0.00% 99.87% # Writes before turning the bus around for reads 28110726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::256-271 2 0.00% 99.87% # Writes before turning the bus around for reads 28210726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::272-287 5 0.01% 99.88% # Writes before turning the bus around for reads 28310726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::288-303 3 0.00% 99.88% # Writes before turning the bus around for reads 28410726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::304-319 10 0.01% 99.89% # Writes before turning the bus around for reads 28510726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::320-335 13 0.02% 99.91% # Writes before turning the bus around for reads 28610726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::336-351 9 0.01% 99.92% # Writes before turning the bus around for reads 28710726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::352-367 24 0.03% 99.95% # Writes before turning the bus around for reads 28810726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::368-383 3 0.00% 99.95% # Writes before turning the bus around for reads 28910726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::384-399 5 0.01% 99.96% # Writes before turning the bus around for reads 29010726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::400-415 3 0.00% 99.96% # Writes before turning the bus around for reads 29110726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::416-431 3 0.00% 99.97% # Writes before turning the bus around for reads 29210726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::432-447 1 0.00% 99.97% # Writes before turning the bus around for reads 29310726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::448-463 1 0.00% 99.97% # Writes before turning the bus around for reads 29410726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::464-479 3 0.00% 99.97% # Writes before turning the bus around for reads 29510726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::480-495 2 0.00% 99.97% # Writes before turning the bus around for reads 29610726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::496-511 3 0.00% 99.98% # Writes before turning the bus around for reads 29710726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::512-527 5 0.01% 99.98% # Writes before turning the bus around for reads 29810726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::528-543 4 0.00% 99.99% # Writes before turning the bus around for reads 29910726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::544-559 3 0.00% 99.99% # Writes before turning the bus around for reads 30010726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::576-591 1 0.00% 99.99% # Writes before turning the bus around for reads 30110726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::688-703 3 0.00% 100.00% # Writes before turning the bus around for reads 30210726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::704-719 1 0.00% 100.00% # Writes before turning the bus around for reads 30310726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::864-879 1 0.00% 100.00% # Writes before turning the bus around for reads 30410726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 82344 # Writes before turning the bus around for reads 30510726Sandreas.hansson@arm.comsystem.physmem.totQLat 41096385470 # Total ticks spent queuing 30610726Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 61293060470 # Total ticks spent from burst creation until serviced by the DRAM 30710726Sandreas.hansson@arm.comsystem.physmem.totBusLat 5385780000 # Total ticks spent in databus transfers 30810726Sandreas.hansson@arm.comsystem.physmem.avgQLat 38152.68 # Average queueing delay per DRAM burst 30910515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 31010726Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 56902.68 # Average memory access latency per DRAM burst 31110726Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1.46 # Average DRAM read bandwidth in MiByte/s 31210726Sandreas.hansson@arm.comsystem.physmem.avgWrBW 2.51 # Average achieved write bandwidth in MiByte/s 31310726Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 1.46 # Average system read bandwidth in MiByte/s 31410726Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 2.57 # Average system write bandwidth in MiByte/s 31510515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 31610515SAli.Saidi@ARM.comsystem.physmem.busUtil 0.03 # Data bus utilization in percentage 31710628Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 31810515SAli.Saidi@ARM.comsystem.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes 31910628Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing 32010726Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 25.47 # Average write queue length when enqueuing 32110726Sandreas.hansson@arm.comsystem.physmem.readRowHits 809420 # Number of row buffer hits during reads 32210726Sandreas.hansson@arm.comsystem.physmem.writeRowHits 1059902 # Number of row buffer hits during writes 32310726Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 75.14 # Row buffer hit rate for reads 32410726Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 57.03 # Row buffer hit rate for writes 32510726Sandreas.hansson@arm.comsystem.physmem.avgGap 15866789.39 # Average gap between requests 32610726Sandreas.hansson@arm.comsystem.physmem.pageHitRate 63.68 # Row buffer hit rate, read and write combined 32710726Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 4185760320 # Energy for activate commands per rank (pJ) 32810726Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 2283897000 # Energy for precharge commands per rank (pJ) 32910726Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 4164435600 # Energy for read commands per rank (pJ) 33010726Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 6207198480 # Energy for write commands per rank (pJ) 33110726Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 3093147866640 # Energy for refresh commands per rank (pJ) 33210726Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 1197399382470 # Energy for active background per rank (pJ) 33310726Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 27364022846250 # Energy for precharge background per rank (pJ) 33410726Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 31671411386760 # Total energy per rank (pJ) 33510726Sandreas.hansson@arm.comsystem.physmem_0.averagePower 668.775859 # Core power per rank (mW) 33610726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 45522011263316 # Time in different power states 33710726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 1581363940000 # Time in different power states 33810628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 33910726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 253913912184 # Time in different power states 34010628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 34110726Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 3875316480 # Energy for activate commands per rank (pJ) 34210726Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 2114508000 # Energy for precharge commands per rank (pJ) 34310726Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 4237256400 # Energy for read commands per rank (pJ) 34410726Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 5835557520 # Energy for write commands per rank (pJ) 34510726Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 3093147866640 # Energy for refresh commands per rank (pJ) 34610726Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 1190113153695 # Energy for active background per rank (pJ) 34710726Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 27370414275000 # Energy for precharge background per rank (pJ) 34810726Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 31669737933735 # Total energy per rank (pJ) 34910726Sandreas.hansson@arm.comsystem.physmem_1.averagePower 668.740522 # Core power per rank (mW) 35010726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 45532636458203 # Time in different power states 35110726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 1581363940000 # Time in different power states 35210628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 35310726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 243288251797 # Time in different power states 35410628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 35510636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.inst 704 # Number of bytes read from this memory 35610636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 35710636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.inst 576 # Number of bytes read from this memory 35810636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 35910515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 1324 # Number of bytes read from this memory 36010515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 704 # Number of instructions bytes read from this memory 36110515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 576 # Number of instructions bytes read from this memory 36210515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 1280 # Number of instructions bytes read from this memory 36310636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.inst 11 # Number of read requests responded to by this memory 36410636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 36510636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 36610636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 36710515SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 26 # Number of read requests responded to by this memory 36810636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.inst 15 # Total read bandwidth from this memory (bytes/s) 36910636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 37010515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu1.inst 12 # Total read bandwidth from this memory (bytes/s) 37110636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 37210515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 28 # Total read bandwidth from this memory (bytes/s) 37310515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 15 # Instruction read bandwidth from this memory (bytes/s) 37410515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 12 # Instruction read bandwidth from this memory (bytes/s) 37510515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 27 # Instruction read bandwidth from this memory (bytes/s) 37610636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.inst 15 # Total bandwidth to/from this memory (bytes/s) 37710636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 37810515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu1.inst 12 # Total bandwidth to/from this memory (bytes/s) 37910636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 38010515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 28 # Total bandwidth to/from this memory (bytes/s) 38110585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 38210585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 38310585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 38410585Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes. 38510585Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes. 38610585Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1670 # Number of DMA write transactions. 38710726Sandreas.hansson@arm.comsystem.cpu0.branchPred.lookups 151571686 # Number of BP lookups 38810726Sandreas.hansson@arm.comsystem.cpu0.branchPred.condPredicted 107212809 # Number of conditional branches predicted 38910726Sandreas.hansson@arm.comsystem.cpu0.branchPred.condIncorrect 6769997 # Number of conditional branches incorrect 39010726Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBLookups 114323741 # Number of BTB lookups 39110726Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHits 82790418 # Number of BTB hits 39210585Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 39310726Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHitPct 72.417520 # BTB Hit Percentage 39410726Sandreas.hansson@arm.comsystem.cpu0.branchPred.usedRAS 17895403 # Number of times the RAS was used to get a target. 39510726Sandreas.hansson@arm.comsystem.cpu0.branchPred.RASInCorrect 1177591 # Number of incorrect RAS predictions. 39610515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 39710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 39810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 40010628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 40110628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 40210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 40310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 40410628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 40610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 40710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 40810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 40910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 41010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 41110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 41210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 41310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 41410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 41610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 41710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 41810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 41910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 42010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 42110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 42210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 42310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 42410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 42510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 42610726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walks 310912 # Table walker walks requested 42710726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLong 310912 # Table walker walks initiated with long descriptors 42810726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 11841 # Level at which table walker walks with long descriptors terminate 42910726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 90150 # Level at which table walker walks with long descriptors terminate 43010726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 310912 # Table walker wait (enqueue to first request) latency 43110726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0 310912 100.00% 100.00% # Table walker wait (enqueue to first request) latency 43210726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 310912 # Table walker wait (enqueue to first request) latency 43310726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 101991 # Table walker service (enqueue to completion) latency 43410726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 19193.830760 # Table walker service (enqueue to completion) latency 43510726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 17232.192163 # Table walker service (enqueue to completion) latency 43610726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 15084.416179 # Table walker service (enqueue to completion) latency 43710726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::0-65535 100737 98.77% 98.77% # Table walker service (enqueue to completion) latency 43810726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-131071 1058 1.04% 99.81% # Table walker service (enqueue to completion) latency 43910726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-196607 37 0.04% 99.84% # Table walker service (enqueue to completion) latency 44010726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-262143 76 0.07% 99.92% # Table walker service (enqueue to completion) latency 44110726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-327679 58 0.06% 99.98% # Table walker service (enqueue to completion) latency 44210726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-393215 14 0.01% 99.99% # Table walker service (enqueue to completion) latency 44310726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-458751 6 0.01% 100.00% # Table walker service (enqueue to completion) latency 44410726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::458752-524287 4 0.00% 100.00% # Table walker service (enqueue to completion) latency 44510726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44610726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::total 101991 # Table walker service (enqueue to completion) latency 44710726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::samples 788586204 # Table walker pending requests distribution 44810726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::0 788586204 100.00% 100.00% # Table walker pending requests distribution 44910726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::total 788586204 # Table walker pending requests distribution 45010726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 90150 88.39% 88.39% # Table walker page sizes translated 45110726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::2M 11841 11.61% 100.00% # Table walker page sizes translated 45210726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 101991 # Table walker page sizes translated 45310726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 310912 # Table walker requests started/completed, data/inst 45410628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 45510726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 310912 # Table walker requests started/completed, data/inst 45610726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 101991 # Table walker requests started/completed, data/inst 45710628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 45810726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 101991 # Table walker requests started/completed, data/inst 45910726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 412903 # Table walker requests started/completed, data/inst 46010585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 46110585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 46210726Sandreas.hansson@arm.comsystem.cpu0.dtb.read_hits 98035121 # DTB read hits 46310726Sandreas.hansson@arm.comsystem.cpu0.dtb.read_misses 261233 # DTB read misses 46410726Sandreas.hansson@arm.comsystem.cpu0.dtb.write_hits 86222704 # DTB write hits 46510726Sandreas.hansson@arm.comsystem.cpu0.dtb.write_misses 49679 # DTB write misses 46610585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 46710585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 46810726Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 42243 # Number of times TLB was flushed by MVA & ASID 46910726Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID 47010726Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_entries 42277 # Number of entries that have been flushed from TLB 47110726Sandreas.hansson@arm.comsystem.cpu0.dtb.align_faults 2349 # Number of TLB faults due to alignment restrictions 47210726Sandreas.hansson@arm.comsystem.cpu0.dtb.prefetch_faults 10561 # Number of TLB faults due to prefetch 47310585Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 47410726Sandreas.hansson@arm.comsystem.cpu0.dtb.perms_faults 12531 # Number of TLB faults due to permissions restrictions 47510726Sandreas.hansson@arm.comsystem.cpu0.dtb.read_accesses 98296354 # DTB read accesses 47610726Sandreas.hansson@arm.comsystem.cpu0.dtb.write_accesses 86272383 # DTB write accesses 47710585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 47810726Sandreas.hansson@arm.comsystem.cpu0.dtb.hits 184257825 # DTB hits 47910726Sandreas.hansson@arm.comsystem.cpu0.dtb.misses 310912 # DTB misses 48010726Sandreas.hansson@arm.comsystem.cpu0.dtb.accesses 184568737 # DTB accesses 48110628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 48210628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 48310628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 48410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 48510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 48610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 48710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 48810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 48910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 49010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 49110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 49210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 49310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 49410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 49510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 49610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 49710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 49810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 49910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 50010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 50110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 50210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 50310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 50410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 50510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 50610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 50710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 50810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 50910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 51010726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walks 67664 # Table walker walks requested 51110726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLong 67664 # Table walker walks initiated with long descriptors 51210726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 693 # Level at which table walker walks with long descriptors terminate 51310726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 59407 # Level at which table walker walks with long descriptors terminate 51410726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 67664 # Table walker wait (enqueue to first request) latency 51510726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::0 67664 100.00% 100.00% # Table walker wait (enqueue to first request) latency 51610726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 67664 # Table walker wait (enqueue to first request) latency 51710726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::samples 60100 # Table walker service (enqueue to completion) latency 51810726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::mean 21688.993677 # Table walker service (enqueue to completion) latency 51910726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 19128.313408 # Table walker service (enqueue to completion) latency 52010726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 17789.670668 # Table walker service (enqueue to completion) latency 52110726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::0-32767 55182 91.82% 91.82% # Table walker service (enqueue to completion) latency 52210726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::32768-65535 3533 5.88% 97.70% # Table walker service (enqueue to completion) latency 52310726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::65536-98303 493 0.82% 98.52% # Table walker service (enqueue to completion) latency 52410726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::98304-131071 740 1.23% 99.75% # Table walker service (enqueue to completion) latency 52510726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::131072-163839 21 0.03% 99.78% # Table walker service (enqueue to completion) latency 52610726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::163840-196607 25 0.04% 99.82% # Table walker service (enqueue to completion) latency 52710726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::196608-229375 48 0.08% 99.90% # Table walker service (enqueue to completion) latency 52810726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::229376-262143 24 0.04% 99.94% # Table walker service (enqueue to completion) latency 52910726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::262144-294911 9 0.01% 99.96% # Table walker service (enqueue to completion) latency 53010726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::294912-327679 15 0.02% 99.98% # Table walker service (enqueue to completion) latency 53110628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-360447 4 0.01% 99.99% # Table walker service (enqueue to completion) latency 53210628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::360448-393215 1 0.00% 99.99% # Table walker service (enqueue to completion) latency 53310726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::393216-425983 1 0.00% 99.99% # Table walker service (enqueue to completion) latency 53410726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::425984-458751 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 53510726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::458752-491519 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 53610726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::total 60100 # Table walker service (enqueue to completion) latency 53710726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::samples 787865704 # Table walker pending requests distribution 53810726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::0 787865704 100.00% 100.00% # Table walker pending requests distribution 53910726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::total 787865704 # Table walker pending requests distribution 54010726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 59407 98.85% 98.85% # Table walker page sizes translated 54110726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::2M 693 1.15% 100.00% # Table walker page sizes translated 54210726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 60100 # Table walker page sizes translated 54310628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 54410726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 67664 # Table walker requests started/completed, data/inst 54510726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 67664 # Table walker requests started/completed, data/inst 54610628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 54710726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 60100 # Table walker requests started/completed, data/inst 54810726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 60100 # Table walker requests started/completed, data/inst 54910726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 127764 # Table walker requests started/completed, data/inst 55010726Sandreas.hansson@arm.comsystem.cpu0.itb.inst_hits 272362835 # ITB inst hits 55110726Sandreas.hansson@arm.comsystem.cpu0.itb.inst_misses 67664 # ITB inst misses 55210585Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 55310585Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 55410585Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 55510585Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 55610585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 55710585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 55810726Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 42243 # Number of times TLB was flushed by MVA & ASID 55910726Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID 56010726Sandreas.hansson@arm.comsystem.cpu0.itb.flush_entries 29878 # Number of entries that have been flushed from TLB 56110585Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 56210585Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 56310585Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 56410726Sandreas.hansson@arm.comsystem.cpu0.itb.perms_faults 206888 # Number of TLB faults due to permissions restrictions 56510585Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 56610585Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 56710726Sandreas.hansson@arm.comsystem.cpu0.itb.inst_accesses 272430499 # ITB inst accesses 56810726Sandreas.hansson@arm.comsystem.cpu0.itb.hits 272362835 # DTB hits 56910726Sandreas.hansson@arm.comsystem.cpu0.itb.misses 67664 # DTB misses 57010726Sandreas.hansson@arm.comsystem.cpu0.itb.accesses 272430499 # DTB accesses 57110726Sandreas.hansson@arm.comsystem.cpu0.numCycles 1079786982 # number of cpu cycles simulated 57210585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 57310585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 57410726Sandreas.hansson@arm.comsystem.cpu0.committedInsts 504924574 # Number of instructions committed 57510726Sandreas.hansson@arm.comsystem.cpu0.committedOps 592395738 # Number of ops (including micro ops) committed 57610726Sandreas.hansson@arm.comsystem.cpu0.discardedOps 49310302 # Number of ops (including micro ops) which were discarded before commit 57710726Sandreas.hansson@arm.comsystem.cpu0.numFetchSuspends 4906 # Number of times Execute suspended instruction fetching 57810726Sandreas.hansson@arm.comsystem.cpu0.quiesceCycles 93635655345 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 57910726Sandreas.hansson@arm.comsystem.cpu0.cpi 2.138511 # CPI: cycles per instruction 58010726Sandreas.hansson@arm.comsystem.cpu0.ipc 0.467615 # IPC: instructions per cycle 58110585Sandreas.hansson@arm.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 58210726Sandreas.hansson@arm.comsystem.cpu0.kern.inst.quiesce 13863 # number of quiesce instructions executed 58310726Sandreas.hansson@arm.comsystem.cpu0.tickCycles 807512344 # Number of cycles that the object actually ticked 58410726Sandreas.hansson@arm.comsystem.cpu0.idleCycles 272274638 # Total number of cycles that the object has spent stopped 58510726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.replacements 6269899 # number of replacements 58610726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tagsinuse 502.388707 # Cycle average of tags in use 58710726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.total_refs 174903450 # Total number of references to valid blocks. 58810726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.sampled_refs 6270410 # Sample count of references to valid blocks. 58910726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.avg_refs 27.893463 # Average number of references to valid blocks. 59010726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 5096417500 # Cycle when the warmup percentage was hit. 59110726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 502.388707 # Average occupied blocks per requestor 59210726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.981228 # Average percentage of cache occupancy 59310726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.981228 # Average percentage of cache occupancy 59410726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id 59510726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id 59610726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 354 # Occupied blocks per task id 59710726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 105 # Occupied blocks per task id 59810726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id 59910726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tag_accesses 371740852 # Number of tag accesses 60010726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.data_accesses 371740852 # Number of data accesses 60110726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 90280740 # number of ReadReq hits 60210726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::total 90280740 # number of ReadReq hits 60310726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 80064017 # number of WriteReq hits 60410726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::total 80064017 # number of WriteReq hits 60510726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 281235 # number of WriteInvalidateReq hits 60610726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_hits::total 281235 # number of WriteInvalidateReq hits 60710726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1931472 # number of LoadLockedReq hits 60810726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1931472 # number of LoadLockedReq hits 60910726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1872190 # number of StoreCondReq hits 61010726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 1872190 # number of StoreCondReq hits 61110726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 170344757 # number of demand (read+write) hits 61210726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::total 170344757 # number of demand (read+write) hits 61310726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 170344757 # number of overall hits 61410726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::total 170344757 # number of overall hits 61510726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 4509015 # number of ReadReq misses 61610726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::total 4509015 # number of ReadReq misses 61710726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 2541213 # number of WriteReq misses 61810726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::total 2541213 # number of WriteReq misses 61910726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 864871 # number of WriteInvalidateReq misses 62010726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_misses::total 864871 # number of WriteInvalidateReq misses 62110726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 140737 # number of LoadLockedReq misses 62210726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 140737 # number of LoadLockedReq misses 62310726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 198480 # number of StoreCondReq misses 62410726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 198480 # number of StoreCondReq misses 62510726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 7050228 # number of demand (read+write) misses 62610726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::total 7050228 # number of demand (read+write) misses 62710726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 7050228 # number of overall misses 62810726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::total 7050228 # number of overall misses 62910726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 66986292890 # number of ReadReq miss cycles 63010726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 66986292890 # number of ReadReq miss cycles 63110726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 47882988891 # number of WriteReq miss cycles 63210726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 47882988891 # number of WriteReq miss cycles 63310726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu0.data 35264024894 # number of WriteInvalidateReq miss cycles 63410726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_latency::total 35264024894 # number of WriteInvalidateReq miss cycles 63510726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2028925085 # number of LoadLockedReq miss cycles 63610726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 2028925085 # number of LoadLockedReq miss cycles 63710726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4179395855 # number of StoreCondReq miss cycles 63810726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 4179395855 # number of StoreCondReq miss cycles 63910726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 2760500 # number of StoreCondFailReq miss cycles 64010726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 2760500 # number of StoreCondFailReq miss cycles 64110726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 114869281781 # number of demand (read+write) miss cycles 64210726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::total 114869281781 # number of demand (read+write) miss cycles 64310726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 114869281781 # number of overall miss cycles 64410726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::total 114869281781 # number of overall miss cycles 64510726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 94789755 # number of ReadReq accesses(hits+misses) 64610726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 94789755 # number of ReadReq accesses(hits+misses) 64710726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 82605230 # number of WriteReq accesses(hits+misses) 64810726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 82605230 # number of WriteReq accesses(hits+misses) 64910726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 1146106 # number of WriteInvalidateReq accesses(hits+misses) 65010726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_accesses::total 1146106 # number of WriteInvalidateReq accesses(hits+misses) 65110726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2072209 # number of LoadLockedReq accesses(hits+misses) 65210726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 2072209 # number of LoadLockedReq accesses(hits+misses) 65310726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2070670 # number of StoreCondReq accesses(hits+misses) 65410726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 2070670 # number of StoreCondReq accesses(hits+misses) 65510726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 177394985 # number of demand (read+write) accesses 65610726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::total 177394985 # number of demand (read+write) accesses 65710726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 177394985 # number of overall (read+write) accesses 65810726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::total 177394985 # number of overall (read+write) accesses 65910726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.047569 # miss rate for ReadReq accesses 66010726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.047569 # miss rate for ReadReq accesses 66110726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.030763 # miss rate for WriteReq accesses 66210726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.030763 # miss rate for WriteReq accesses 66310726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.754617 # miss rate for WriteInvalidateReq accesses 66410726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.754617 # miss rate for WriteInvalidateReq accesses 66510726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.067916 # miss rate for LoadLockedReq accesses 66610726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.067916 # miss rate for LoadLockedReq accesses 66710726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.095853 # miss rate for StoreCondReq accesses 66810726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.095853 # miss rate for StoreCondReq accesses 66910726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.039743 # miss rate for demand accesses 67010726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.039743 # miss rate for demand accesses 67110726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.039743 # miss rate for overall accesses 67210726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.039743 # miss rate for overall accesses 67310726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14856.081182 # average ReadReq miss latency 67410726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 14856.081182 # average ReadReq miss latency 67510726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 18842.571989 # average WriteReq miss latency 67610726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 18842.571989 # average WriteReq miss latency 67710726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu0.data 40773.739545 # average WriteInvalidateReq miss latency 67810726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 40773.739545 # average WriteInvalidateReq miss latency 67910726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14416.429830 # average LoadLockedReq miss latency 68010726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14416.429830 # average LoadLockedReq miss latency 68110726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21057.012571 # average StoreCondReq miss latency 68210726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21057.012571 # average StoreCondReq miss latency 68310636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 68410585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 68510726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16292.988224 # average overall miss latency 68610726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 16292.988224 # average overall miss latency 68710726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 16292.988224 # average overall miss latency 68810726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 16292.988224 # average overall miss latency 68910585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 69010585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 69110585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 69210585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 69310585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 69410585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 69510585Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 69610585Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 69710726Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::writebacks 4374601 # number of writebacks 69810726Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::total 4374601 # number of writebacks 69910726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 429861 # number of ReadReq MSHR hits 70010726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 429861 # number of ReadReq MSHR hits 70110726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1046667 # number of WriteReq MSHR hits 70210726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 1046667 # number of WriteReq MSHR hits 70310726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_hits::cpu0.data 81 # number of WriteInvalidateReq MSHR hits 70410726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_hits::total 81 # number of WriteInvalidateReq MSHR hits 70510726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 33 # number of LoadLockedReq MSHR hits 70610726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 33 # number of LoadLockedReq MSHR hits 70710726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 55 # number of StoreCondReq MSHR hits 70810726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::total 55 # number of StoreCondReq MSHR hits 70910726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 1476528 # number of demand (read+write) MSHR hits 71010726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 1476528 # number of demand (read+write) MSHR hits 71110726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 1476528 # number of overall MSHR hits 71210726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 1476528 # number of overall MSHR hits 71310726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 4079154 # number of ReadReq MSHR misses 71410726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 4079154 # number of ReadReq MSHR misses 71510726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1494546 # number of WriteReq MSHR misses 71610726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1494546 # number of WriteReq MSHR misses 71710726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu0.data 864790 # number of WriteInvalidateReq MSHR misses 71810726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 864790 # number of WriteInvalidateReq MSHR misses 71910726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 140704 # number of LoadLockedReq MSHR misses 72010726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 140704 # number of LoadLockedReq MSHR misses 72110726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 198425 # number of StoreCondReq MSHR misses 72210726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 198425 # number of StoreCondReq MSHR misses 72310726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 5573700 # number of demand (read+write) MSHR misses 72410726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 5573700 # number of demand (read+write) MSHR misses 72510726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 5573700 # number of overall MSHR misses 72610726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 5573700 # number of overall MSHR misses 72710726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 53839740568 # number of ReadReq MSHR miss cycles 72810726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 53839740568 # number of ReadReq MSHR miss cycles 72910726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 26185332493 # number of WriteReq MSHR miss cycles 73010726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 26185332493 # number of WriteReq MSHR miss cycles 73110726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 33958968357 # number of WriteInvalidateReq MSHR miss cycles 73210726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 33958968357 # number of WriteInvalidateReq MSHR miss cycles 73310726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1816137650 # number of LoadLockedReq MSHR miss cycles 73410726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1816137650 # number of LoadLockedReq MSHR miss cycles 73510726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3868892109 # number of StoreCondReq MSHR miss cycles 73610726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3868892109 # number of StoreCondReq MSHR miss cycles 73710726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 2341500 # number of StoreCondFailReq MSHR miss cycles 73810726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 2341500 # number of StoreCondFailReq MSHR miss cycles 73910726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 80025073061 # number of demand (read+write) MSHR miss cycles 74010726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 80025073061 # number of demand (read+write) MSHR miss cycles 74110726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 80025073061 # number of overall MSHR miss cycles 74210726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 80025073061 # number of overall MSHR miss cycles 74310726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5766564749 # number of ReadReq MSHR uncacheable cycles 74410726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5766564749 # number of ReadReq MSHR uncacheable cycles 74510726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5473208250 # number of WriteReq MSHR uncacheable cycles 74610726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5473208250 # number of WriteReq MSHR uncacheable cycles 74710726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 11239772999 # number of overall MSHR uncacheable cycles 74810726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 11239772999 # number of overall MSHR uncacheable cycles 74910726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.043034 # mshr miss rate for ReadReq accesses 75010726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.043034 # mshr miss rate for ReadReq accesses 75110726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018093 # mshr miss rate for WriteReq accesses 75210726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018093 # mshr miss rate for WriteReq accesses 75310726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.754546 # mshr miss rate for WriteInvalidateReq accesses 75410726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.754546 # mshr miss rate for WriteInvalidateReq accesses 75510726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.067900 # mshr miss rate for LoadLockedReq accesses 75610726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.067900 # mshr miss rate for LoadLockedReq accesses 75710726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.095826 # mshr miss rate for StoreCondReq accesses 75810726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.095826 # mshr miss rate for StoreCondReq accesses 75910726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.031420 # mshr miss rate for demand accesses 76010726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.031420 # mshr miss rate for demand accesses 76110726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.031420 # mshr miss rate for overall accesses 76210726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.031420 # mshr miss rate for overall accesses 76310726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13198.751645 # average ReadReq mshr miss latency 76410726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13198.751645 # average ReadReq mshr miss latency 76510726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 17520.593206 # average WriteReq mshr miss latency 76610726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17520.593206 # average WriteReq mshr miss latency 76710726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 39268.456339 # average WriteInvalidateReq mshr miss latency 76810726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 39268.456339 # average WriteInvalidateReq mshr miss latency 76910726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12907.505472 # average LoadLockedReq mshr miss latency 77010726Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12907.505472 # average LoadLockedReq mshr miss latency 77110726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 19498.007353 # average StoreCondReq mshr miss latency 77210726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19498.007353 # average StoreCondReq mshr miss latency 77310636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 77410585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 77510726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14357.621160 # average overall mshr miss latency 77610726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 14357.621160 # average overall mshr miss latency 77710726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 14357.621160 # average overall mshr miss latency 77810726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 14357.621160 # average overall mshr miss latency 77910636Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 78010585Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 78110636Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 78210585Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 78310636Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 78410585Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 78510585Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 78610726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.replacements 10307657 # number of replacements 78710726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tagsinuse 511.930132 # Cycle average of tags in use 78810726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.total_refs 261841431 # Total number of references to valid blocks. 78910726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.sampled_refs 10308169 # Sample count of references to valid blocks. 79010726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.avg_refs 25.401352 # Average number of references to valid blocks. 79110726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.warmup_cycle 23262861250 # Cycle when the warmup percentage was hit. 79210726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.930132 # Average occupied blocks per requestor 79310726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999864 # Average percentage of cache occupancy 79410726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999864 # Average percentage of cache occupancy 79510585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 79610726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 167 # Occupied blocks per task id 79710726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 345 # Occupied blocks per task id 79810585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 79910726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tag_accesses 554607398 # Number of tag accesses 80010726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.data_accesses 554607398 # Number of data accesses 80110726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 261841431 # number of ReadReq hits 80210726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::total 261841431 # number of ReadReq hits 80310726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 261841431 # number of demand (read+write) hits 80410726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::total 261841431 # number of demand (read+write) hits 80510726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 261841431 # number of overall hits 80610726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::total 261841431 # number of overall hits 80710726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 10308179 # number of ReadReq misses 80810726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::total 10308179 # number of ReadReq misses 80910726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 10308179 # number of demand (read+write) misses 81010726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::total 10308179 # number of demand (read+write) misses 81110726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 10308179 # number of overall misses 81210726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::total 10308179 # number of overall misses 81310726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 103403812050 # number of ReadReq miss cycles 81410726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 103403812050 # number of ReadReq miss cycles 81510726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 103403812050 # number of demand (read+write) miss cycles 81610726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::total 103403812050 # number of demand (read+write) miss cycles 81710726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 103403812050 # number of overall miss cycles 81810726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::total 103403812050 # number of overall miss cycles 81910726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 272149610 # number of ReadReq accesses(hits+misses) 82010726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::total 272149610 # number of ReadReq accesses(hits+misses) 82110726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 272149610 # number of demand (read+write) accesses 82210726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::total 272149610 # number of demand (read+write) accesses 82310726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 272149610 # number of overall (read+write) accesses 82410726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::total 272149610 # number of overall (read+write) accesses 82510726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.037877 # miss rate for ReadReq accesses 82610726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.037877 # miss rate for ReadReq accesses 82710726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.037877 # miss rate for demand accesses 82810726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.037877 # miss rate for demand accesses 82910726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.037877 # miss rate for overall accesses 83010726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.037877 # miss rate for overall accesses 83110726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10031.239470 # average ReadReq miss latency 83210726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 10031.239470 # average ReadReq miss latency 83310726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10031.239470 # average overall miss latency 83410726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 10031.239470 # average overall miss latency 83510726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10031.239470 # average overall miss latency 83610726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 10031.239470 # average overall miss latency 83710585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 83810585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 83910585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 84010585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 84110585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 84210585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 84310585Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 84410585Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 84510726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 10308179 # number of ReadReq MSHR misses 84610726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 10308179 # number of ReadReq MSHR misses 84710726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 10308179 # number of demand (read+write) MSHR misses 84810726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::total 10308179 # number of demand (read+write) MSHR misses 84910726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 10308179 # number of overall MSHR misses 85010726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::total 10308179 # number of overall MSHR misses 85110726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 93061406416 # number of ReadReq MSHR miss cycles 85210726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 93061406416 # number of ReadReq MSHR miss cycles 85310726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 93061406416 # number of demand (read+write) MSHR miss cycles 85410726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 93061406416 # number of demand (read+write) MSHR miss cycles 85510726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 93061406416 # number of overall MSHR miss cycles 85610726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 93061406416 # number of overall MSHR miss cycles 85710726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4833897250 # number of ReadReq MSHR uncacheable cycles 85810726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 4833897250 # number of ReadReq MSHR uncacheable cycles 85910726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 4833897250 # number of overall MSHR uncacheable cycles 86010726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 4833897250 # number of overall MSHR uncacheable cycles 86110726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.037877 # mshr miss rate for ReadReq accesses 86210726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.037877 # mshr miss rate for ReadReq accesses 86310726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.037877 # mshr miss rate for demand accesses 86410726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.037877 # mshr miss rate for demand accesses 86510726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.037877 # mshr miss rate for overall accesses 86610726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.037877 # mshr miss rate for overall accesses 86710726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 9027.919133 # average ReadReq mshr miss latency 86810726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 9027.919133 # average ReadReq mshr miss latency 86910726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 9027.919133 # average overall mshr miss latency 87010726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 9027.919133 # average overall mshr miss latency 87110726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 9027.919133 # average overall mshr miss latency 87210726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 9027.919133 # average overall mshr miss latency 87310585Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 87410585Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 87510585Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 87610585Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 87710585Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 87810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 12908052 # number of hwpf issued 87910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 12916183 # number of prefetch candidates identified 88010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 7100 # number of redundant prefetches already in prefetch queue 88110628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 88210628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 88310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 1498641 # number of prefetches not generated due to page crossing 88410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.replacements 3094586 # number of replacements 88510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tagsinuse 16261.036528 # Cycle average of tags in use 88610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.total_refs 17187399 # Total number of references to valid blocks. 88710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.sampled_refs 3110668 # Sample count of references to valid blocks. 88810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.avg_refs 5.525308 # Average number of references to valid blocks. 88910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 5822698500 # Cycle when the warmup percentage was hit. 89010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 6030.877634 # Average occupied blocks per requestor 89110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 66.708580 # Average occupied blocks per requestor 89210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 75.789449 # Average occupied blocks per requestor 89310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.inst 5140.303922 # Average occupied blocks per requestor 89410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.data 2691.250303 # Average occupied blocks per requestor 89510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 2256.106640 # Average occupied blocks per requestor 89610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.368096 # Average percentage of cache occupancy 89710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.004072 # Average percentage of cache occupancy 89810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.004626 # Average percentage of cache occupancy 89910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.313739 # Average percentage of cache occupancy 90010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.data 0.164261 # Average percentage of cache occupancy 90110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.137702 # Average percentage of cache occupancy 90210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.992495 # Average percentage of cache occupancy 90310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 2268 # Occupied blocks per task id 90410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 103 # Occupied blocks per task id 90510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 13711 # Occupied blocks per task id 90610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::0 2 # Occupied blocks per task id 90710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 410 # Occupied blocks per task id 90810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 1208 # Occupied blocks per task id 90910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 648 # Occupied blocks per task id 91010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::0 10 # Occupied blocks per task id 91110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::1 19 # Occupied blocks per task id 91210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 19 # Occupied blocks per task id 91310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 35 # Occupied blocks per task id 91410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 20 # Occupied blocks per task id 91510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 142 # Occupied blocks per task id 91610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 978 # Occupied blocks per task id 91710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 3981 # Occupied blocks per task id 91810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 4660 # Occupied blocks per task id 91910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 3950 # Occupied blocks per task id 92010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.138428 # Percentage of cache occupancy per task id 92110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.006287 # Percentage of cache occupancy per task id 92210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.836853 # Percentage of cache occupancy per task id 92310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tag_accesses 360310183 # Number of tag accesses 92410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.data_accesses 360310183 # Number of data accesses 92510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 541380 # number of ReadReq hits 92610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 157488 # number of ReadReq hits 92710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.inst 9448425 # number of ReadReq hits 92810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.data 3428429 # number of ReadReq hits 92910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 13575722 # number of ReadReq hits 93010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::writebacks 4374599 # number of Writeback hits 93110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::total 4374599 # number of Writeback hits 93210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_hits::cpu0.data 237260 # number of WriteInvalidateReq hits 93310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_hits::total 237260 # number of WriteInvalidateReq hits 93410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 76611 # number of UpgradeReq hits 93510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 76611 # number of UpgradeReq hits 93610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 40970 # number of SCUpgradeReq hits 93710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::total 40970 # number of SCUpgradeReq hits 93810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 1008686 # number of ReadExReq hits 93910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 1008686 # number of ReadExReq hits 94010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 541380 # number of demand (read+write) hits 94110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 157488 # number of demand (read+write) hits 94210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 9448425 # number of demand (read+write) hits 94310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 4437115 # number of demand (read+write) hits 94410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::total 14584408 # number of demand (read+write) hits 94510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 541380 # number of overall hits 94610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 157488 # number of overall hits 94710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 9448425 # number of overall hits 94810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 4437115 # number of overall hits 94910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::total 14584408 # number of overall hits 95010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 11963 # number of ReadReq misses 95110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 8535 # number of ReadReq misses 95210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.inst 859753 # number of ReadReq misses 95310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.data 791034 # number of ReadReq misses 95410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 1671285 # number of ReadReq misses 95510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_misses::cpu0.data 626077 # number of WriteInvalidateReq misses 95610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_misses::total 626077 # number of WriteInvalidateReq misses 95710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 129747 # number of UpgradeReq misses 95810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 129747 # number of UpgradeReq misses 95910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 157450 # number of SCUpgradeReq misses 96010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 157450 # number of SCUpgradeReq misses 96110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 5 # number of SCUpgradeFailReq misses 96210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 5 # number of SCUpgradeFailReq misses 96310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 281357 # number of ReadExReq misses 96410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 281357 # number of ReadExReq misses 96510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 11963 # number of demand (read+write) misses 96610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 8535 # number of demand (read+write) misses 96710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 859753 # number of demand (read+write) misses 96810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1072391 # number of demand (read+write) misses 96910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::total 1952642 # number of demand (read+write) misses 97010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 11963 # number of overall misses 97110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 8535 # number of overall misses 97210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 859753 # number of overall misses 97310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1072391 # number of overall misses 97410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::total 1952642 # number of overall misses 97510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 444201231 # number of ReadReq miss cycles 97610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 355740746 # number of ReadReq miss cycles 97710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 26443287117 # number of ReadReq miss cycles 97810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 29025017983 # number of ReadReq miss cycles 97910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 56268247077 # number of ReadReq miss cycles 98010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_latency::cpu0.data 235084146 # number of WriteInvalidateReq miss cycles 98110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_latency::total 235084146 # number of WriteInvalidateReq miss cycles 98210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2906366764 # number of UpgradeReq miss cycles 98310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 2906366764 # number of UpgradeReq miss cycles 98410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3310532200 # number of SCUpgradeReq miss cycles 98510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3310532200 # number of SCUpgradeReq miss cycles 98610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 2287498 # number of SCUpgradeFailReq miss cycles 98710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 2287498 # number of SCUpgradeFailReq miss cycles 98810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 14147306643 # number of ReadExReq miss cycles 98910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 14147306643 # number of ReadExReq miss cycles 99010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 444201231 # number of demand (read+write) miss cycles 99110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 355740746 # number of demand (read+write) miss cycles 99210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 26443287117 # number of demand (read+write) miss cycles 99310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 43172324626 # number of demand (read+write) miss cycles 99410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::total 70415553720 # number of demand (read+write) miss cycles 99510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 444201231 # number of overall miss cycles 99610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 355740746 # number of overall miss cycles 99710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 26443287117 # number of overall miss cycles 99810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 43172324626 # number of overall miss cycles 99910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::total 70415553720 # number of overall miss cycles 100010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 553343 # number of ReadReq accesses(hits+misses) 100110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 166023 # number of ReadReq accesses(hits+misses) 100210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.inst 10308178 # number of ReadReq accesses(hits+misses) 100310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.data 4219463 # number of ReadReq accesses(hits+misses) 100410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 15247007 # number of ReadReq accesses(hits+misses) 100510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::writebacks 4374599 # number of Writeback accesses(hits+misses) 100610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::total 4374599 # number of Writeback accesses(hits+misses) 100710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_accesses::cpu0.data 863337 # number of WriteInvalidateReq accesses(hits+misses) 100810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_accesses::total 863337 # number of WriteInvalidateReq accesses(hits+misses) 100910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 206358 # number of UpgradeReq accesses(hits+misses) 101010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 206358 # number of UpgradeReq accesses(hits+misses) 101110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 198420 # number of SCUpgradeReq accesses(hits+misses) 101210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 198420 # number of SCUpgradeReq accesses(hits+misses) 101310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 5 # number of SCUpgradeFailReq accesses(hits+misses) 101410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 5 # number of SCUpgradeFailReq accesses(hits+misses) 101510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1290043 # number of ReadExReq accesses(hits+misses) 101610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1290043 # number of ReadExReq accesses(hits+misses) 101710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 553343 # number of demand (read+write) accesses 101810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 166023 # number of demand (read+write) accesses 101910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 10308178 # number of demand (read+write) accesses 102010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 5509506 # number of demand (read+write) accesses 102110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::total 16537050 # number of demand (read+write) accesses 102210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 553343 # number of overall (read+write) accesses 102310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 166023 # number of overall (read+write) accesses 102410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 10308178 # number of overall (read+write) accesses 102510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 5509506 # number of overall (read+write) accesses 102610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::total 16537050 # number of overall (read+write) accesses 102710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.021620 # miss rate for ReadReq accesses 102810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.051409 # miss rate for ReadReq accesses 102910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.083405 # miss rate for ReadReq accesses 103010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.187473 # miss rate for ReadReq accesses 103110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.109614 # miss rate for ReadReq accesses 103210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_rate::cpu0.data 0.725183 # miss rate for WriteInvalidateReq accesses 103310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_rate::total 0.725183 # miss rate for WriteInvalidateReq accesses 103410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.628747 # miss rate for UpgradeReq accesses 103510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.628747 # miss rate for UpgradeReq accesses 103610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.793519 # miss rate for SCUpgradeReq accesses 103710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.793519 # miss rate for SCUpgradeReq accesses 103810636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 103910585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 104010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.218099 # miss rate for ReadExReq accesses 104110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.218099 # miss rate for ReadExReq accesses 104210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.021620 # miss rate for demand accesses 104310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.051409 # miss rate for demand accesses 104410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.083405 # miss rate for demand accesses 104510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.194644 # miss rate for demand accesses 104610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.118077 # miss rate for demand accesses 104710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.021620 # miss rate for overall accesses 104810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.051409 # miss rate for overall accesses 104910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.083405 # miss rate for overall accesses 105010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.194644 # miss rate for overall accesses 105110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.118077 # miss rate for overall accesses 105210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 37131.257293 # average ReadReq miss latency 105310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 41680.228002 # average ReadReq miss latency 105410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 30756.841927 # average ReadReq miss latency 105510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 36692.503714 # average ReadReq miss latency 105610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 33667.655174 # average ReadReq miss latency 105710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::cpu0.data 375.487593 # average WriteInvalidateReq miss latency 105810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::total 375.487593 # average WriteInvalidateReq miss latency 105910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 22400.261771 # average UpgradeReq miss latency 106010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 22400.261771 # average UpgradeReq miss latency 106110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 21025.926961 # average SCUpgradeReq miss latency 106210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 21025.926961 # average SCUpgradeReq miss latency 106310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 457499.600000 # average SCUpgradeFailReq miss latency 106410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 457499.600000 # average SCUpgradeFailReq miss latency 106510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 50282.405069 # average ReadExReq miss latency 106610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 50282.405069 # average ReadExReq miss latency 106710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 37131.257293 # average overall miss latency 106810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 41680.228002 # average overall miss latency 106910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 30756.841927 # average overall miss latency 107010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 40258.007225 # average overall miss latency 107110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 36061.681414 # average overall miss latency 107210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 37131.257293 # average overall miss latency 107310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 41680.228002 # average overall miss latency 107410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 30756.841927 # average overall miss latency 107510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 40258.007225 # average overall miss latency 107610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 36061.681414 # average overall miss latency 107710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 99 # number of cycles access was blocked 107810585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 107910628Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked 108010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 108110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs 99 # average number of cycles each access was blocked 108210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 108310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 108410585Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 108510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::writebacks 1572908 # number of writebacks 108610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::total 1572908 # number of writebacks 108710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 4 # number of ReadReq MSHR hits 108810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 11 # number of ReadReq MSHR hits 108910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 3791 # number of ReadReq MSHR hits 109010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::total 3806 # number of ReadReq MSHR hits 109110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_hits::cpu0.data 19 # number of WriteInvalidateReq MSHR hits 109210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_hits::total 19 # number of WriteInvalidateReq MSHR hits 109310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 10276 # number of ReadExReq MSHR hits 109410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 10276 # number of ReadExReq MSHR hits 109510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 4 # number of demand (read+write) MSHR hits 109610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 11 # number of demand (read+write) MSHR hits 109710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 14067 # number of demand (read+write) MSHR hits 109810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::total 14082 # number of demand (read+write) MSHR hits 109910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 4 # number of overall MSHR hits 110010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 11 # number of overall MSHR hits 110110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 14067 # number of overall MSHR hits 110210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::total 14082 # number of overall MSHR hits 110310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 11963 # number of ReadReq MSHR misses 110410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 8531 # number of ReadReq MSHR misses 110510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 859742 # number of ReadReq MSHR misses 110610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 787243 # number of ReadReq MSHR misses 110710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 1667479 # number of ReadReq MSHR misses 110810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 1152806 # number of HardPFReq MSHR misses 110910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 1152806 # number of HardPFReq MSHR misses 111010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_misses::cpu0.data 626058 # number of WriteInvalidateReq MSHR misses 111110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_misses::total 626058 # number of WriteInvalidateReq MSHR misses 111210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 129747 # number of UpgradeReq MSHR misses 111310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 129747 # number of UpgradeReq MSHR misses 111410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 157450 # number of SCUpgradeReq MSHR misses 111510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 157450 # number of SCUpgradeReq MSHR misses 111610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 5 # number of SCUpgradeFailReq MSHR misses 111710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 5 # number of SCUpgradeFailReq MSHR misses 111810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 271081 # number of ReadExReq MSHR misses 111910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 271081 # number of ReadExReq MSHR misses 112010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 11963 # number of demand (read+write) MSHR misses 112110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 8531 # number of demand (read+write) MSHR misses 112210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 859742 # number of demand (read+write) MSHR misses 112310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1058324 # number of demand (read+write) MSHR misses 112410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::total 1938560 # number of demand (read+write) MSHR misses 112510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 11963 # number of overall MSHR misses 112610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 8531 # number of overall MSHR misses 112710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 859742 # number of overall MSHR misses 112810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1058324 # number of overall MSHR misses 112910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 1152806 # number of overall MSHR misses 113010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::total 3091366 # number of overall MSHR misses 113110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 365781267 # number of ReadReq MSHR miss cycles 113210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 299632762 # number of ReadReq MSHR miss cycles 113310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 20823449883 # number of ReadReq MSHR miss cycles 113410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 23430974203 # number of ReadReq MSHR miss cycles 113510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 44919838115 # number of ReadReq MSHR miss cycles 113610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 51873044967 # number of HardPFReq MSHR miss cycles 113710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 51873044967 # number of HardPFReq MSHR miss cycles 113810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 27342939109 # number of WriteInvalidateReq MSHR miss cycles 113910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::total 27342939109 # number of WriteInvalidateReq MSHR miss cycles 114010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 2649227223 # number of UpgradeReq MSHR miss cycles 114110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 2649227223 # number of UpgradeReq MSHR miss cycles 114210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2380002247 # number of SCUpgradeReq MSHR miss cycles 114310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2380002247 # number of SCUpgradeReq MSHR miss cycles 114410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 1949498 # number of SCUpgradeFailReq MSHR miss cycles 114510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 1949498 # number of SCUpgradeFailReq MSHR miss cycles 114610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 11193177649 # number of ReadExReq MSHR miss cycles 114710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 11193177649 # number of ReadExReq MSHR miss cycles 114810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 365781267 # number of demand (read+write) MSHR miss cycles 114910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 299632762 # number of demand (read+write) MSHR miss cycles 115010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 20823449883 # number of demand (read+write) MSHR miss cycles 115110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 34624151852 # number of demand (read+write) MSHR miss cycles 115210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 56113015764 # number of demand (read+write) MSHR miss cycles 115310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 365781267 # number of overall MSHR miss cycles 115410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 299632762 # number of overall MSHR miss cycles 115510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 20823449883 # number of overall MSHR miss cycles 115610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 34624151852 # number of overall MSHR miss cycles 115710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 51873044967 # number of overall MSHR miss cycles 115810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 107986060731 # number of overall MSHR miss cycles 115910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4391070750 # number of ReadReq MSHR uncacheable cycles 116010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5508458001 # number of ReadReq MSHR uncacheable cycles 116110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 9899528751 # number of ReadReq MSHR uncacheable cycles 116210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5233419500 # number of WriteReq MSHR uncacheable cycles 116310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5233419500 # number of WriteReq MSHR uncacheable cycles 116410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 4391070750 # number of overall MSHR uncacheable cycles 116510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 10741877501 # number of overall MSHR uncacheable cycles 116610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 15132948251 # number of overall MSHR uncacheable cycles 116710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.021620 # mshr miss rate for ReadReq accesses 116810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.051384 # mshr miss rate for ReadReq accesses 116910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.083404 # mshr miss rate for ReadReq accesses 117010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.186574 # mshr miss rate for ReadReq accesses 117110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.109364 # mshr miss rate for ReadReq accesses 117210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 117310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 117410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.725161 # mshr miss rate for WriteInvalidateReq accesses 117510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.725161 # mshr miss rate for WriteInvalidateReq accesses 117610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.628747 # mshr miss rate for UpgradeReq accesses 117710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.628747 # mshr miss rate for UpgradeReq accesses 117810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.793519 # mshr miss rate for SCUpgradeReq accesses 117910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.793519 # mshr miss rate for SCUpgradeReq accesses 118010636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 118110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 118210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.210133 # mshr miss rate for ReadExReq accesses 118310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.210133 # mshr miss rate for ReadExReq accesses 118410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.021620 # mshr miss rate for demand accesses 118510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.051384 # mshr miss rate for demand accesses 118610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.083404 # mshr miss rate for demand accesses 118710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.192091 # mshr miss rate for demand accesses 118810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.117225 # mshr miss rate for demand accesses 118910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.021620 # mshr miss rate for overall accesses 119010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.051384 # mshr miss rate for overall accesses 119110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.083404 # mshr miss rate for overall accesses 119210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.192091 # mshr miss rate for overall accesses 119310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 119410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.186936 # mshr miss rate for overall accesses 119510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 30576.048399 # average ReadReq mshr miss latency 119610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 35122.818192 # average ReadReq mshr miss latency 119710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 24220.579991 # average ReadReq mshr miss latency 119810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 29763.331275 # average ReadReq mshr miss latency 119910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 26938.772911 # average ReadReq mshr miss latency 120010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 44997.202450 # average HardPFReq mshr miss latency 120110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 44997.202450 # average HardPFReq mshr miss latency 120210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 43674.769924 # average WriteInvalidateReq mshr miss latency 120310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 43674.769924 # average WriteInvalidateReq mshr miss latency 120410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20418.408310 # average UpgradeReq mshr miss latency 120510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20418.408310 # average UpgradeReq mshr miss latency 120610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15115.924084 # average SCUpgradeReq mshr miss latency 120710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15115.924084 # average SCUpgradeReq mshr miss latency 120810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 389899.600000 # average SCUpgradeFailReq mshr miss latency 120910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 389899.600000 # average SCUpgradeFailReq mshr miss latency 121010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 41290.896998 # average ReadExReq mshr miss latency 121110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 41290.896998 # average ReadExReq mshr miss latency 121210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 30576.048399 # average overall mshr miss latency 121310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 35122.818192 # average overall mshr miss latency 121410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 24220.579991 # average overall mshr miss latency 121510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 32716.022553 # average overall mshr miss latency 121610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 28945.720413 # average overall mshr miss latency 121710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 30576.048399 # average overall mshr miss latency 121810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 35122.818192 # average overall mshr miss latency 121910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 24220.579991 # average overall mshr miss latency 122010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 32716.022553 # average overall mshr miss latency 122110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 44997.202450 # average overall mshr miss latency 122210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 34931.503009 # average overall mshr miss latency 122310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 122410636Snilay@cs.wisc.edusystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 122510585Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 122610636Snilay@cs.wisc.edusystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 122710585Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 122810585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 122910636Snilay@cs.wisc.edusystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 123010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 123110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 123210726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 17791242 # Transaction distribution 123310726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 15586246 # Transaction distribution 123410726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 31969 # Transaction distribution 123510726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 31969 # Transaction distribution 123610726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::Writeback 4374599 # Transaction distribution 123710726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 1496771 # Transaction distribution 123810726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 1185210 # Transaction distribution 123910726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteInvalidateResp 863337 # Transaction distribution 124010726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 459789 # Transaction distribution 124110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 354172 # Transaction distribution 124210726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 478714 # Transaction distribution 124310726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 67 # Transaction distribution 124410726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 114 # Transaction distribution 124510726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1428335 # Transaction distribution 124610726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1300035 # Transaction distribution 124710726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 20720970 # Packet count per connected master and slave (bytes) 124810726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 18253192 # Packet count per connected master and slave (bytes) 124910726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 368054 # Packet count per connected master and slave (bytes) 125010726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1214499 # Packet count per connected master and slave (bytes) 125110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count::total 40556715 # Packet count per connected master and slave (bytes) 125210726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 663070976 # Cumulative packet size per connected master and slave (bytes) 125310726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 695774006 # Cumulative packet size per connected master and slave (bytes) 125410726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1328184 # Cumulative packet size per connected master and slave (bytes) 125510726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4426744 # Cumulative packet size per connected master and slave (bytes) 125610726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size::total 1364599910 # Cumulative packet size per connected master and slave (bytes) 125710726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoops 5020747 # Total snoops (count) 125810726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 27005623 # Request fanout histogram 125910726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 3.173372 # Request fanout histogram 126010726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.378569 # Request fanout histogram 126110585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 126210585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 126310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 126410585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 126510726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::3 22323591 82.66% 82.66% # Request fanout histogram 126610726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::4 4682032 17.34% 100.00% # Request fanout histogram 126710585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 126810726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 126910726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram 127010726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 27005623 # Request fanout histogram 127110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 16474086937 # Layer occupancy (ticks) 127210585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 127310726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 218344490 # Layer occupancy (ticks) 127410585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 127510726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.occupancy 15570026567 # Layer occupancy (ticks) 127610585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 127710726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.occupancy 9017811583 # Layer occupancy (ticks) 127810585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 127910726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.occupancy 202360718 # Layer occupancy (ticks) 128010585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 128110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.occupancy 661550198 # Layer occupancy (ticks) 128210585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 128310726Sandreas.hansson@arm.comsystem.cpu1.branchPred.lookups 120391711 # Number of BP lookups 128410726Sandreas.hansson@arm.comsystem.cpu1.branchPred.condPredicted 86208358 # Number of conditional branches predicted 128510726Sandreas.hansson@arm.comsystem.cpu1.branchPred.condIncorrect 5520869 # Number of conditional branches incorrect 128610726Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBLookups 91435615 # Number of BTB lookups 128710726Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHits 66348303 # Number of BTB hits 128810585Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 128910726Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHitPct 72.562866 # BTB Hit Percentage 129010726Sandreas.hansson@arm.comsystem.cpu1.branchPred.usedRAS 13861535 # Number of times the RAS was used to get a target. 129110726Sandreas.hansson@arm.comsystem.cpu1.branchPred.RASInCorrect 936317 # Number of incorrect RAS predictions. 129210628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 129310628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 129410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 129510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 129610628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 129710628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 129810628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 129910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 130010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 130110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 130210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 130310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 130410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 130510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 130610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 130710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 130810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 130910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 131010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 131110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 131210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 131310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 131410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 131510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 131610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 131710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 131810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 131910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 132010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 132110726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walks 259478 # Table walker walks requested 132210726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLong 259478 # Table walker walks initiated with long descriptors 132310726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 8847 # Level at which table walker walks with long descriptors terminate 132410726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 78200 # Level at which table walker walks with long descriptors terminate 132510726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 259478 # Table walker wait (enqueue to first request) latency 132610726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0 259478 100.00% 100.00% # Table walker wait (enqueue to first request) latency 132710726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 259478 # Table walker wait (enqueue to first request) latency 132810726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 87047 # Table walker service (enqueue to completion) latency 132910726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 19103.472745 # Table walker service (enqueue to completion) latency 133010726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 17330.859199 # Table walker service (enqueue to completion) latency 133110726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 14131.069495 # Table walker service (enqueue to completion) latency 133210726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::0-32767 82878 95.21% 95.21% # Table walker service (enqueue to completion) latency 133310726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::32768-65535 3197 3.67% 98.88% # Table walker service (enqueue to completion) latency 133410726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-98303 459 0.53% 99.41% # Table walker service (enqueue to completion) latency 133510726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::98304-131071 357 0.41% 99.82% # Table walker service (enqueue to completion) latency 133610726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-163839 35 0.04% 99.86% # Table walker service (enqueue to completion) latency 133710726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::163840-196607 16 0.02% 99.88% # Table walker service (enqueue to completion) latency 133810726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-229375 26 0.03% 99.91% # Table walker service (enqueue to completion) latency 133910726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::229376-262143 18 0.02% 99.93% # Table walker service (enqueue to completion) latency 134010726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-294911 28 0.03% 99.96% # Table walker service (enqueue to completion) latency 134110726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::294912-327679 18 0.02% 99.98% # Table walker service (enqueue to completion) latency 134210726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-360447 6 0.01% 99.99% # Table walker service (enqueue to completion) latency 134310726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::360448-393215 4 0.00% 99.99% # Table walker service (enqueue to completion) latency 134410726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-425983 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 134510726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 134610726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 134710726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::total 87047 # Table walker service (enqueue to completion) latency 134810726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::samples 492358444 # Table walker pending requests distribution 134910726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::0 492358444 100.00% 100.00% # Table walker pending requests distribution 135010726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::total 492358444 # Table walker pending requests distribution 135110726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 78200 89.84% 89.84% # Table walker page sizes translated 135210726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::2M 8847 10.16% 100.00% # Table walker page sizes translated 135310726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 87047 # Table walker page sizes translated 135410726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 259478 # Table walker requests started/completed, data/inst 135510628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 135610726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 259478 # Table walker requests started/completed, data/inst 135710726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 87047 # Table walker requests started/completed, data/inst 135810628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 135910726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 87047 # Table walker requests started/completed, data/inst 136010726Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 346525 # Table walker requests started/completed, data/inst 136110585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 136210585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 136310726Sandreas.hansson@arm.comsystem.cpu1.dtb.read_hits 76628852 # DTB read hits 136410726Sandreas.hansson@arm.comsystem.cpu1.dtb.read_misses 212787 # DTB read misses 136510726Sandreas.hansson@arm.comsystem.cpu1.dtb.write_hits 67332330 # DTB write hits 136610726Sandreas.hansson@arm.comsystem.cpu1.dtb.write_misses 46691 # DTB write misses 136710585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 136810585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 136910726Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 42243 # Number of times TLB was flushed by MVA & ASID 137010726Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID 137110726Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_entries 32755 # Number of entries that have been flushed from TLB 137210726Sandreas.hansson@arm.comsystem.cpu1.dtb.align_faults 660 # Number of TLB faults due to alignment restrictions 137310726Sandreas.hansson@arm.comsystem.cpu1.dtb.prefetch_faults 6687 # Number of TLB faults due to prefetch 137410585Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 137510726Sandreas.hansson@arm.comsystem.cpu1.dtb.perms_faults 10091 # Number of TLB faults due to permissions restrictions 137610726Sandreas.hansson@arm.comsystem.cpu1.dtb.read_accesses 76841639 # DTB read accesses 137710726Sandreas.hansson@arm.comsystem.cpu1.dtb.write_accesses 67379021 # DTB write accesses 137810585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 137910726Sandreas.hansson@arm.comsystem.cpu1.dtb.hits 143961182 # DTB hits 138010726Sandreas.hansson@arm.comsystem.cpu1.dtb.misses 259478 # DTB misses 138110726Sandreas.hansson@arm.comsystem.cpu1.dtb.accesses 144220660 # DTB accesses 138210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 138310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 138410628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 138510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 138610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 138710628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 138810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 138910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 139010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 139110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 139210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 139310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 139410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 139510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 139610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 139710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 139810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 139910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 140010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 140110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 140210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 140310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 140410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 140510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 140610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 140710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 140810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 140910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 141010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 141110726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walks 59975 # Table walker walks requested 141210726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLong 59975 # Table walker walks initiated with long descriptors 141310726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 467 # Level at which table walker walks with long descriptors terminate 141410726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 50555 # Level at which table walker walks with long descriptors terminate 141510726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 59975 # Table walker wait (enqueue to first request) latency 141610726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::0 59975 100.00% 100.00% # Table walker wait (enqueue to first request) latency 141710726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 59975 # Table walker wait (enqueue to first request) latency 141810726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::samples 51022 # Table walker service (enqueue to completion) latency 141910726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::mean 21947.479421 # Table walker service (enqueue to completion) latency 142010726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 19426.626910 # Table walker service (enqueue to completion) latency 142110726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 17730.380785 # Table walker service (enqueue to completion) latency 142210726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::0-65535 49865 97.73% 97.73% # Table walker service (enqueue to completion) latency 142310726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::65536-131071 1035 2.03% 99.76% # Table walker service (enqueue to completion) latency 142410726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::131072-196607 47 0.09% 99.85% # Table walker service (enqueue to completion) latency 142510726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::196608-262143 47 0.09% 99.95% # Table walker service (enqueue to completion) latency 142610726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::262144-327679 12 0.02% 99.97% # Table walker service (enqueue to completion) latency 142710726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::327680-393215 12 0.02% 99.99% # Table walker service (enqueue to completion) latency 142810628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::393216-458751 3 0.01% 100.00% # Table walker service (enqueue to completion) latency 142910628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 143010726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::total 51022 # Table walker service (enqueue to completion) latency 143110726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::samples 491673944 # Table walker pending requests distribution 143210726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::0 491673944 100.00% 100.00% # Table walker pending requests distribution 143310726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::total 491673944 # Table walker pending requests distribution 143410726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 50555 99.08% 99.08% # Table walker page sizes translated 143510726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::2M 467 0.92% 100.00% # Table walker page sizes translated 143610726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 51022 # Table walker page sizes translated 143710628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 143810726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 59975 # Table walker requests started/completed, data/inst 143910726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 59975 # Table walker requests started/completed, data/inst 144010628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 144110726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 51022 # Table walker requests started/completed, data/inst 144210726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 51022 # Table walker requests started/completed, data/inst 144310726Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 110997 # Table walker requests started/completed, data/inst 144410726Sandreas.hansson@arm.comsystem.cpu1.itb.inst_hits 214508261 # ITB inst hits 144510726Sandreas.hansson@arm.comsystem.cpu1.itb.inst_misses 59975 # ITB inst misses 144610585Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 144710585Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 144810585Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 144910585Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 145010585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 145110585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 145210726Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 42243 # Number of times TLB was flushed by MVA & ASID 145310726Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_asid 1048 # Number of times TLB was flushed by ASID 145410726Sandreas.hansson@arm.comsystem.cpu1.itb.flush_entries 23598 # Number of entries that have been flushed from TLB 145510585Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 145610585Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 145710585Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 145810726Sandreas.hansson@arm.comsystem.cpu1.itb.perms_faults 213038 # Number of TLB faults due to permissions restrictions 145910585Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 146010585Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 146110726Sandreas.hansson@arm.comsystem.cpu1.itb.inst_accesses 214568236 # ITB inst accesses 146210726Sandreas.hansson@arm.comsystem.cpu1.itb.hits 214508261 # DTB hits 146310726Sandreas.hansson@arm.comsystem.cpu1.itb.misses 59975 # DTB misses 146410726Sandreas.hansson@arm.comsystem.cpu1.itb.accesses 214568236 # DTB accesses 146510726Sandreas.hansson@arm.comsystem.cpu1.numCycles 819770260 # number of cpu cycles simulated 146610585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 146710585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 146810726Sandreas.hansson@arm.comsystem.cpu1.committedInsts 389540668 # Number of instructions committed 146910726Sandreas.hansson@arm.comsystem.cpu1.committedOps 459661719 # Number of ops (including micro ops) committed 147010726Sandreas.hansson@arm.comsystem.cpu1.discardedOps 43651844 # Number of ops (including micro ops) which were discarded before commit 147110726Sandreas.hansson@arm.comsystem.cpu1.numFetchSuspends 5040 # Number of times Execute suspended instruction fetching 147210726Sandreas.hansson@arm.comsystem.cpu1.quiesceCycles 93895466763 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 147310726Sandreas.hansson@arm.comsystem.cpu1.cpi 2.104454 # CPI: cycles per instruction 147410726Sandreas.hansson@arm.comsystem.cpu1.ipc 0.475183 # IPC: instructions per cycle 147510585Sandreas.hansson@arm.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 147610726Sandreas.hansson@arm.comsystem.cpu1.kern.inst.quiesce 5089 # number of quiesce instructions executed 147710726Sandreas.hansson@arm.comsystem.cpu1.tickCycles 643812229 # Number of cycles that the object actually ticked 147810726Sandreas.hansson@arm.comsystem.cpu1.idleCycles 175958031 # Total number of cycles that the object has spent stopped 147910726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.replacements 4705434 # number of replacements 148010726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tagsinuse 416.508572 # Cycle average of tags in use 148110726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.total_refs 136862260 # Total number of references to valid blocks. 148210726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.sampled_refs 4705946 # Sample count of references to valid blocks. 148310726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.avg_refs 29.082837 # Average number of references to valid blocks. 148410726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8379321114000 # Cycle when the warmup percentage was hit. 148510726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 416.508572 # Average occupied blocks per requestor 148610726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.813493 # Average percentage of cache occupancy 148710726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.813493 # Average percentage of cache occupancy 148810726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 148910726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 85 # Occupied blocks per task id 149010726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 410 # Occupied blocks per task id 149110726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id 149210726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 149310726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tag_accesses 290353323 # Number of tag accesses 149410726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.data_accesses 290353323 # Number of data accesses 149510726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 70292866 # number of ReadReq hits 149610726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::total 70292866 # number of ReadReq hits 149710726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 62721831 # number of WriteReq hits 149810726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::total 62721831 # number of WriteReq hits 149910726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_hits::cpu1.data 37138 # number of WriteInvalidateReq hits 150010726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_hits::total 37138 # number of WriteInvalidateReq hits 150110726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1710890 # number of LoadLockedReq hits 150210726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1710890 # number of LoadLockedReq hits 150310726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1626994 # number of StoreCondReq hits 150410726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 1626994 # number of StoreCondReq hits 150510726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 133014697 # number of demand (read+write) hits 150610726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::total 133014697 # number of demand (read+write) hits 150710726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 133014697 # number of overall hits 150810726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::total 133014697 # number of overall hits 150910726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 3624776 # number of ReadReq misses 151010726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::total 3624776 # number of ReadReq misses 151110726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 2086736 # number of WriteReq misses 151210726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::total 2086736 # number of WriteReq misses 151310726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_misses::cpu1.data 382666 # number of WriteInvalidateReq misses 151410726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_misses::total 382666 # number of WriteInvalidateReq misses 151510726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 105529 # number of LoadLockedReq misses 151610726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 105529 # number of LoadLockedReq misses 151710726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 188259 # number of StoreCondReq misses 151810726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 188259 # number of StoreCondReq misses 151910726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 5711512 # number of demand (read+write) misses 152010726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::total 5711512 # number of demand (read+write) misses 152110726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 5711512 # number of overall misses 152210726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::total 5711512 # number of overall misses 152310726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 50593739173 # number of ReadReq miss cycles 152410726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 50593739173 # number of ReadReq miss cycles 152510726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 36769582633 # number of WriteReq miss cycles 152610726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 36769582633 # number of WriteReq miss cycles 152710726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_latency::cpu1.data 10366896775 # number of WriteInvalidateReq miss cycles 152810726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_latency::total 10366896775 # number of WriteInvalidateReq miss cycles 152910726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 1534806603 # number of LoadLockedReq miss cycles 153010726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 1534806603 # number of LoadLockedReq miss cycles 153110726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 3974138991 # number of StoreCondReq miss cycles 153210726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 3974138991 # number of StoreCondReq miss cycles 153310726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 3324999 # number of StoreCondFailReq miss cycles 153410726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 3324999 # number of StoreCondFailReq miss cycles 153510726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 87363321806 # number of demand (read+write) miss cycles 153610726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::total 87363321806 # number of demand (read+write) miss cycles 153710726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 87363321806 # number of overall miss cycles 153810726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::total 87363321806 # number of overall miss cycles 153910726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 73917642 # number of ReadReq accesses(hits+misses) 154010726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 73917642 # number of ReadReq accesses(hits+misses) 154110726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 64808567 # number of WriteReq accesses(hits+misses) 154210726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 64808567 # number of WriteReq accesses(hits+misses) 154310726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_accesses::cpu1.data 419804 # number of WriteInvalidateReq accesses(hits+misses) 154410726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_accesses::total 419804 # number of WriteInvalidateReq accesses(hits+misses) 154510726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1816419 # number of LoadLockedReq accesses(hits+misses) 154610726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 1816419 # number of LoadLockedReq accesses(hits+misses) 154710726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1815253 # number of StoreCondReq accesses(hits+misses) 154810726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 1815253 # number of StoreCondReq accesses(hits+misses) 154910726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 138726209 # number of demand (read+write) accesses 155010726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::total 138726209 # number of demand (read+write) accesses 155110726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 138726209 # number of overall (read+write) accesses 155210726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::total 138726209 # number of overall (read+write) accesses 155310726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.049038 # miss rate for ReadReq accesses 155410726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.049038 # miss rate for ReadReq accesses 155510726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.032198 # miss rate for WriteReq accesses 155610726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.032198 # miss rate for WriteReq accesses 155710726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.911535 # miss rate for WriteInvalidateReq accesses 155810726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_rate::total 0.911535 # miss rate for WriteInvalidateReq accesses 155910726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.058097 # miss rate for LoadLockedReq accesses 156010726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.058097 # miss rate for LoadLockedReq accesses 156110726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.103710 # miss rate for StoreCondReq accesses 156210726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.103710 # miss rate for StoreCondReq accesses 156310726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.041171 # miss rate for demand accesses 156410726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.041171 # miss rate for demand accesses 156510726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.041171 # miss rate for overall accesses 156610726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.041171 # miss rate for overall accesses 156710726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13957.756058 # average ReadReq miss latency 156810726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 13957.756058 # average ReadReq miss latency 156910726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17620.620257 # average WriteReq miss latency 157010726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 17620.620257 # average WriteReq miss latency 157110726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 27091.240860 # average WriteInvalidateReq miss latency 157210726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::total 27091.240860 # average WriteInvalidateReq miss latency 157310726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14543.932028 # average LoadLockedReq miss latency 157410726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14543.932028 # average LoadLockedReq miss latency 157510726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 21109.954855 # average StoreCondReq miss latency 157610726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21109.954855 # average StoreCondReq miss latency 157710636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 157810585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 157910726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15296.005997 # average overall miss latency 158010726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 15296.005997 # average overall miss latency 158110726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15296.005997 # average overall miss latency 158210726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 15296.005997 # average overall miss latency 158310585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 158410585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 158510585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 158610585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 158710585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 158810585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 158910585Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 159010585Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 159110726Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::writebacks 3043303 # number of writebacks 159210726Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::total 3043303 # number of writebacks 159310726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 326021 # number of ReadReq MSHR hits 159410726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 326021 # number of ReadReq MSHR hits 159510726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 860988 # number of WriteReq MSHR hits 159610726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 860988 # number of WriteReq MSHR hits 159710726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_hits::cpu1.data 76 # number of WriteInvalidateReq MSHR hits 159810726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_hits::total 76 # number of WriteInvalidateReq MSHR hits 159910726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 32 # number of LoadLockedReq MSHR hits 160010726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 32 # number of LoadLockedReq MSHR hits 160110726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 53 # number of StoreCondReq MSHR hits 160210726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::total 53 # number of StoreCondReq MSHR hits 160310726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 1187009 # number of demand (read+write) MSHR hits 160410726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 1187009 # number of demand (read+write) MSHR hits 160510726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 1187009 # number of overall MSHR hits 160610726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 1187009 # number of overall MSHR hits 160710726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 3298755 # number of ReadReq MSHR misses 160810726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 3298755 # number of ReadReq MSHR misses 160910726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1225748 # number of WriteReq MSHR misses 161010726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1225748 # number of WriteReq MSHR misses 161110726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 382590 # number of WriteInvalidateReq MSHR misses 161210726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_misses::total 382590 # number of WriteInvalidateReq MSHR misses 161310726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 105497 # number of LoadLockedReq MSHR misses 161410726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 105497 # number of LoadLockedReq MSHR misses 161510726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 188206 # number of StoreCondReq MSHR misses 161610726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 188206 # number of StoreCondReq MSHR misses 161710726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 4524503 # number of demand (read+write) MSHR misses 161810726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 4524503 # number of demand (read+write) MSHR misses 161910726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 4524503 # number of overall MSHR misses 162010726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 4524503 # number of overall MSHR misses 162110726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 40628902084 # number of ReadReq MSHR miss cycles 162210726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 40628902084 # number of ReadReq MSHR miss cycles 162310726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 20156955784 # number of WriteReq MSHR miss cycles 162410726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 20156955784 # number of WriteReq MSHR miss cycles 162510726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 9784547475 # number of WriteInvalidateReq MSHR miss cycles 162610726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::total 9784547475 # number of WriteInvalidateReq MSHR miss cycles 162710726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1375359879 # number of LoadLockedReq MSHR miss cycles 162810726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1375359879 # number of LoadLockedReq MSHR miss cycles 162910726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3682414982 # number of StoreCondReq MSHR miss cycles 163010726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3682414982 # number of StoreCondReq MSHR miss cycles 163110726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2828501 # number of StoreCondFailReq MSHR miss cycles 163210726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2828501 # number of StoreCondFailReq MSHR miss cycles 163310726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 60785857868 # number of demand (read+write) MSHR miss cycles 163410726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 60785857868 # number of demand (read+write) MSHR miss cycles 163510726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 60785857868 # number of overall MSHR miss cycles 163610726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 60785857868 # number of overall MSHR miss cycles 163710726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 684362251 # number of ReadReq MSHR uncacheable cycles 163810726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 684362251 # number of ReadReq MSHR uncacheable cycles 163910726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 814922500 # number of WriteReq MSHR uncacheable cycles 164010726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 814922500 # number of WriteReq MSHR uncacheable cycles 164110726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1499284751 # number of overall MSHR uncacheable cycles 164210726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 1499284751 # number of overall MSHR uncacheable cycles 164310726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.044627 # mshr miss rate for ReadReq accesses 164410726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.044627 # mshr miss rate for ReadReq accesses 164510726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018913 # mshr miss rate for WriteReq accesses 164610726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018913 # mshr miss rate for WriteReq accesses 164710726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.911354 # mshr miss rate for WriteInvalidateReq accesses 164810726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.911354 # mshr miss rate for WriteInvalidateReq accesses 164910726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.058080 # mshr miss rate for LoadLockedReq accesses 165010726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.058080 # mshr miss rate for LoadLockedReq accesses 165110726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.103680 # mshr miss rate for StoreCondReq accesses 165210726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.103680 # mshr miss rate for StoreCondReq accesses 165310726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.032615 # mshr miss rate for demand accesses 165410726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.032615 # mshr miss rate for demand accesses 165510726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.032615 # mshr miss rate for overall accesses 165610726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.032615 # mshr miss rate for overall accesses 165710726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12316.435165 # average ReadReq mshr miss latency 165810726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12316.435165 # average ReadReq mshr miss latency 165910726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16444.616499 # average WriteReq mshr miss latency 166010726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16444.616499 # average WriteReq mshr miss latency 166110726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 25574.498745 # average WriteInvalidateReq mshr miss latency 166210726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 25574.498745 # average WriteInvalidateReq mshr miss latency 166310726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13036.957250 # average LoadLockedReq mshr miss latency 166410726Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13036.957250 # average LoadLockedReq mshr miss latency 166510726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 19565.874531 # average StoreCondReq mshr miss latency 166610726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19565.874531 # average StoreCondReq mshr miss latency 166710636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 166810585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 166910726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13434.814358 # average overall mshr miss latency 167010726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 13434.814358 # average overall mshr miss latency 167110726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13434.814358 # average overall mshr miss latency 167210726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 13434.814358 # average overall mshr miss latency 167310636Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 167410585Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 167510636Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 167610585Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 167710636Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 167810585Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 167910585Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 168010726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.replacements 8513181 # number of replacements 168110726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tagsinuse 507.039853 # Cycle average of tags in use 168210726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.total_refs 205775695 # Total number of references to valid blocks. 168310726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.sampled_refs 8513693 # Sample count of references to valid blocks. 168410726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.avg_refs 24.169969 # Average number of references to valid blocks. 168510726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.warmup_cycle 8369241421000 # Cycle when the warmup percentage was hit. 168610726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 507.039853 # Average occupied blocks per requestor 168710726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.990312 # Average percentage of cache occupancy 168810726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.990312 # Average percentage of cache occupancy 168910585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 169010726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 151 # Occupied blocks per task id 169110726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 309 # Occupied blocks per task id 169210726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 52 # Occupied blocks per task id 169310585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 169410726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tag_accesses 437092471 # Number of tag accesses 169510726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.data_accesses 437092471 # Number of data accesses 169610726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 205775695 # number of ReadReq hits 169710726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::total 205775695 # number of ReadReq hits 169810726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 205775695 # number of demand (read+write) hits 169910726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::total 205775695 # number of demand (read+write) hits 170010726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 205775695 # number of overall hits 170110726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::total 205775695 # number of overall hits 170210726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 8513694 # number of ReadReq misses 170310726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::total 8513694 # number of ReadReq misses 170410726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 8513694 # number of demand (read+write) misses 170510726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::total 8513694 # number of demand (read+write) misses 170610726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 8513694 # number of overall misses 170710726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::total 8513694 # number of overall misses 170810726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 84159322077 # number of ReadReq miss cycles 170910726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 84159322077 # number of ReadReq miss cycles 171010726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 84159322077 # number of demand (read+write) miss cycles 171110726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::total 84159322077 # number of demand (read+write) miss cycles 171210726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 84159322077 # number of overall miss cycles 171310726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::total 84159322077 # number of overall miss cycles 171410726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 214289389 # number of ReadReq accesses(hits+misses) 171510726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::total 214289389 # number of ReadReq accesses(hits+misses) 171610726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 214289389 # number of demand (read+write) accesses 171710726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::total 214289389 # number of demand (read+write) accesses 171810726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 214289389 # number of overall (read+write) accesses 171910726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::total 214289389 # number of overall (read+write) accesses 172010726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.039730 # miss rate for ReadReq accesses 172110726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.039730 # miss rate for ReadReq accesses 172210726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.039730 # miss rate for demand accesses 172310726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.039730 # miss rate for demand accesses 172410726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.039730 # miss rate for overall accesses 172510726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.039730 # miss rate for overall accesses 172610726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 9885.171123 # average ReadReq miss latency 172710726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 9885.171123 # average ReadReq miss latency 172810726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 9885.171123 # average overall miss latency 172910726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 9885.171123 # average overall miss latency 173010726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 9885.171123 # average overall miss latency 173110726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 9885.171123 # average overall miss latency 173210585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 173310585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 173410585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 173510585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 173610585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 173710585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 173810585Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 173910585Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 174010726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 8513694 # number of ReadReq MSHR misses 174110726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 8513694 # number of ReadReq MSHR misses 174210726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 8513694 # number of demand (read+write) MSHR misses 174310726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::total 8513694 # number of demand (read+write) MSHR misses 174410726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 8513694 # number of overall MSHR misses 174510726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::total 8513694 # number of overall MSHR misses 174610726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 75624287377 # number of ReadReq MSHR miss cycles 174710726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 75624287377 # number of ReadReq MSHR miss cycles 174810726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 75624287377 # number of demand (read+write) MSHR miss cycles 174910726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 75624287377 # number of demand (read+write) MSHR miss cycles 175010726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 75624287377 # number of overall MSHR miss cycles 175110726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 75624287377 # number of overall MSHR miss cycles 175210726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8552000 # number of ReadReq MSHR uncacheable cycles 175310726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8552000 # number of ReadReq MSHR uncacheable cycles 175410726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8552000 # number of overall MSHR uncacheable cycles 175510726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 8552000 # number of overall MSHR uncacheable cycles 175610726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.039730 # mshr miss rate for ReadReq accesses 175710726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.039730 # mshr miss rate for ReadReq accesses 175810726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.039730 # mshr miss rate for demand accesses 175910726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.039730 # mshr miss rate for demand accesses 176010726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.039730 # mshr miss rate for overall accesses 176110726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.039730 # mshr miss rate for overall accesses 176210726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 8882.664491 # average ReadReq mshr miss latency 176310726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 8882.664491 # average ReadReq mshr miss latency 176410726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 8882.664491 # average overall mshr miss latency 176510726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 8882.664491 # average overall mshr miss latency 176610726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 8882.664491 # average overall mshr miss latency 176710726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 8882.664491 # average overall mshr miss latency 176810585Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 176910585Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 177010585Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 177110585Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 177210585Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 177310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 10121407 # number of hwpf issued 177410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 10125724 # number of prefetch candidates identified 177510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 3757 # number of redundant prefetches already in prefetch queue 177610628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 177710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 177810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 1112844 # number of prefetches not generated due to page crossing 177910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.replacements 2221085 # number of replacements 178010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tagsinuse 13329.151476 # Cycle average of tags in use 178110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.total_refs 13836589 # Total number of references to valid blocks. 178210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.sampled_refs 2237248 # Sample count of references to valid blocks. 178310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.avg_refs 6.184647 # Average number of references to valid blocks. 178410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 10494820402000 # Cycle when the warmup percentage was hit. 178510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 5280.158493 # Average occupied blocks per requestor 178610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 74.775550 # Average occupied blocks per requestor 178710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 82.006725 # Average occupied blocks per requestor 178810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.inst 3962.886937 # Average occupied blocks per requestor 178910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.data 2390.470426 # Average occupied blocks per requestor 179010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 1538.853345 # Average occupied blocks per requestor 179110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.322275 # Average percentage of cache occupancy 179210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.004564 # Average percentage of cache occupancy 179310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.005005 # Average percentage of cache occupancy 179410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.241875 # Average percentage of cache occupancy 179510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.data 0.145903 # Average percentage of cache occupancy 179610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.093924 # Average percentage of cache occupancy 179710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.813547 # Average percentage of cache occupancy 179810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 2457 # Occupied blocks per task id 179910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 61 # Occupied blocks per task id 180010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 13645 # Occupied blocks per task id 180110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::0 8 # Occupied blocks per task id 180210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::1 113 # Occupied blocks per task id 180310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 719 # Occupied blocks per task id 180410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 972 # Occupied blocks per task id 180510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 645 # Occupied blocks per task id 180610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 44 # Occupied blocks per task id 180710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 9 # Occupied blocks per task id 180810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id 180910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id 181010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 937 # Occupied blocks per task id 181110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 4967 # Occupied blocks per task id 181210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 4448 # Occupied blocks per task id 181310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 3191 # Occupied blocks per task id 181410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.149963 # Percentage of cache occupancy per task id 181510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.003723 # Percentage of cache occupancy per task id 181610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.832825 # Percentage of cache occupancy per task id 181710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tag_accesses 282497183 # Number of tag accesses 181810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.data_accesses 282497183 # Number of data accesses 181910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 472812 # number of ReadReq hits 182010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 141552 # number of ReadReq hits 182110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.inst 7799132 # number of ReadReq hits 182210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.data 2711848 # number of ReadReq hits 182310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 11125344 # number of ReadReq hits 182410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::writebacks 3043302 # number of Writeback hits 182510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::total 3043302 # number of Writeback hits 182610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_hits::cpu1.data 157363 # number of WriteInvalidateReq hits 182710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_hits::total 157363 # number of WriteInvalidateReq hits 182810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 71855 # number of UpgradeReq hits 182910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 71855 # number of UpgradeReq hits 183010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 32392 # number of SCUpgradeReq hits 183110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::total 32392 # number of SCUpgradeReq hits 183210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 766594 # number of ReadExReq hits 183310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 766594 # number of ReadExReq hits 183410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 472812 # number of demand (read+write) hits 183510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 141552 # number of demand (read+write) hits 183610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 7799132 # number of demand (read+write) hits 183710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3478442 # number of demand (read+write) hits 183810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::total 11891938 # number of demand (read+write) hits 183910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 472812 # number of overall hits 184010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 141552 # number of overall hits 184110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 7799132 # number of overall hits 184210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3478442 # number of overall hits 184310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::total 11891938 # number of overall hits 184410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 12653 # number of ReadReq misses 184510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 8998 # number of ReadReq misses 184610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.inst 714562 # number of ReadReq misses 184710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.data 692201 # number of ReadReq misses 184810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 1428414 # number of ReadReq misses 184910628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_misses::writebacks 1 # number of Writeback misses 185010628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_misses::total 1 # number of Writeback misses 185110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_misses::cpu1.data 224018 # number of WriteInvalidateReq misses 185210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_misses::total 224018 # number of WriteInvalidateReq misses 185310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 142871 # number of UpgradeReq misses 185410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 142871 # number of UpgradeReq misses 185510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 155808 # number of SCUpgradeReq misses 185610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 155808 # number of SCUpgradeReq misses 185710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 6 # number of SCUpgradeFailReq misses 185810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses 185910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 245850 # number of ReadExReq misses 186010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 245850 # number of ReadExReq misses 186110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 12653 # number of demand (read+write) misses 186210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 8998 # number of demand (read+write) misses 186310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 714562 # number of demand (read+write) misses 186410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 938051 # number of demand (read+write) misses 186510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::total 1674264 # number of demand (read+write) misses 186610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 12653 # number of overall misses 186710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 8998 # number of overall misses 186810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 714562 # number of overall misses 186910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 938051 # number of overall misses 187010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::total 1674264 # number of overall misses 187110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 449558190 # number of ReadReq miss cycles 187210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 345348999 # number of ReadReq miss cycles 187310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 20635717509 # number of ReadReq miss cycles 187410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 20877681975 # number of ReadReq miss cycles 187510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 42308306673 # number of ReadReq miss cycles 187610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_latency::cpu1.data 229084267 # number of WriteInvalidateReq miss cycles 187710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_latency::total 229084267 # number of WriteInvalidateReq miss cycles 187810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 3047787464 # number of UpgradeReq miss cycles 187910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 3047787464 # number of UpgradeReq miss cycles 188010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3209370896 # number of SCUpgradeReq miss cycles 188110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3209370896 # number of SCUpgradeReq miss cycles 188210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2764497 # number of SCUpgradeFailReq miss cycles 188310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2764497 # number of SCUpgradeFailReq miss cycles 188410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 9785037151 # number of ReadExReq miss cycles 188510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 9785037151 # number of ReadExReq miss cycles 188610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 449558190 # number of demand (read+write) miss cycles 188710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 345348999 # number of demand (read+write) miss cycles 188810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 20635717509 # number of demand (read+write) miss cycles 188910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 30662719126 # number of demand (read+write) miss cycles 189010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::total 52093343824 # number of demand (read+write) miss cycles 189110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 449558190 # number of overall miss cycles 189210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 345348999 # number of overall miss cycles 189310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 20635717509 # number of overall miss cycles 189410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 30662719126 # number of overall miss cycles 189510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::total 52093343824 # number of overall miss cycles 189610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 485465 # number of ReadReq accesses(hits+misses) 189710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 150550 # number of ReadReq accesses(hits+misses) 189810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.inst 8513694 # number of ReadReq accesses(hits+misses) 189910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.data 3404049 # number of ReadReq accesses(hits+misses) 190010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 12553758 # number of ReadReq accesses(hits+misses) 190110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::writebacks 3043303 # number of Writeback accesses(hits+misses) 190210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::total 3043303 # number of Writeback accesses(hits+misses) 190310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_accesses::cpu1.data 381381 # number of WriteInvalidateReq accesses(hits+misses) 190410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_accesses::total 381381 # number of WriteInvalidateReq accesses(hits+misses) 190510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 214726 # number of UpgradeReq accesses(hits+misses) 190610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 214726 # number of UpgradeReq accesses(hits+misses) 190710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 188200 # number of SCUpgradeReq accesses(hits+misses) 190810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 188200 # number of SCUpgradeReq accesses(hits+misses) 190910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 6 # number of SCUpgradeFailReq accesses(hits+misses) 191010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses) 191110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1012444 # number of ReadExReq accesses(hits+misses) 191210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 1012444 # number of ReadExReq accesses(hits+misses) 191310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 485465 # number of demand (read+write) accesses 191410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 150550 # number of demand (read+write) accesses 191510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 8513694 # number of demand (read+write) accesses 191610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4416493 # number of demand (read+write) accesses 191710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::total 13566202 # number of demand (read+write) accesses 191810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 485465 # number of overall (read+write) accesses 191910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 150550 # number of overall (read+write) accesses 192010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 8513694 # number of overall (read+write) accesses 192110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4416493 # number of overall (read+write) accesses 192210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::total 13566202 # number of overall (read+write) accesses 192310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.026064 # miss rate for ReadReq accesses 192410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.059768 # miss rate for ReadReq accesses 192510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.083931 # miss rate for ReadReq accesses 192610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.203346 # miss rate for ReadReq accesses 192710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.113784 # miss rate for ReadReq accesses 192810628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_miss_rate::writebacks 0.000000 # miss rate for Writeback accesses 192910628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_miss_rate::total 0.000000 # miss rate for Writeback accesses 193010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_rate::cpu1.data 0.587386 # miss rate for WriteInvalidateReq accesses 193110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_rate::total 0.587386 # miss rate for WriteInvalidateReq accesses 193210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.665364 # miss rate for UpgradeReq accesses 193310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.665364 # miss rate for UpgradeReq accesses 193410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.827885 # miss rate for SCUpgradeReq accesses 193510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.827885 # miss rate for SCUpgradeReq accesses 193610636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 193710585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 193810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.242828 # miss rate for ReadExReq accesses 193910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.242828 # miss rate for ReadExReq accesses 194010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.026064 # miss rate for demand accesses 194110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.059768 # miss rate for demand accesses 194210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.083931 # miss rate for demand accesses 194310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.212397 # miss rate for demand accesses 194410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.123414 # miss rate for demand accesses 194510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.026064 # miss rate for overall accesses 194610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.059768 # miss rate for overall accesses 194710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.083931 # miss rate for overall accesses 194810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.212397 # miss rate for overall accesses 194910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.123414 # miss rate for overall accesses 195010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 35529.770805 # average ReadReq miss latency 195110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 38380.640031 # average ReadReq miss latency 195210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 28878.834180 # average ReadReq miss latency 195310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 30161.299933 # average ReadReq miss latency 195410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 29619.078694 # average ReadReq miss latency 195510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::cpu1.data 1022.615446 # average WriteInvalidateReq miss latency 195610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::total 1022.615446 # average WriteInvalidateReq miss latency 195710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 21332.443001 # average UpgradeReq miss latency 195810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 21332.443001 # average UpgradeReq miss latency 195910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20598.242041 # average SCUpgradeReq miss latency 196010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20598.242041 # average SCUpgradeReq miss latency 196110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 460749.500000 # average SCUpgradeFailReq miss latency 196210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 460749.500000 # average SCUpgradeFailReq miss latency 196310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 39800.842591 # average ReadExReq miss latency 196410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 39800.842591 # average ReadExReq miss latency 196510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 35529.770805 # average overall miss latency 196610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 38380.640031 # average overall miss latency 196710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 28878.834180 # average overall miss latency 196810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 32687.688757 # average overall miss latency 196910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 31114.175437 # average overall miss latency 197010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 35529.770805 # average overall miss latency 197110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 38380.640031 # average overall miss latency 197210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 28878.834180 # average overall miss latency 197310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 32687.688757 # average overall miss latency 197410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 31114.175437 # average overall miss latency 197510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 197610585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 197710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 197810585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 197910628Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 198010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 198110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 198210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 198310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::writebacks 931967 # number of writebacks 198410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::total 931967 # number of writebacks 198510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 3 # number of ReadReq MSHR hits 198610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits 198710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 1680 # number of ReadReq MSHR hits 198810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::total 1690 # number of ReadReq MSHR hits 198910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_hits::cpu1.data 17 # number of WriteInvalidateReq MSHR hits 199010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_hits::total 17 # number of WriteInvalidateReq MSHR hits 199110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 5999 # number of ReadExReq MSHR hits 199210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 5999 # number of ReadExReq MSHR hits 199310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 3 # number of demand (read+write) MSHR hits 199410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits 199510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 7679 # number of demand (read+write) MSHR hits 199610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::total 7689 # number of demand (read+write) MSHR hits 199710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 3 # number of overall MSHR hits 199810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits 199910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 7679 # number of overall MSHR hits 200010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::total 7689 # number of overall MSHR hits 200110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 12653 # number of ReadReq MSHR misses 200210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 8995 # number of ReadReq MSHR misses 200310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 714555 # number of ReadReq MSHR misses 200410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 690521 # number of ReadReq MSHR misses 200510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 1426724 # number of ReadReq MSHR misses 200610628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_mshr_misses::writebacks 1 # number of Writeback MSHR misses 200710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_mshr_misses::total 1 # number of Writeback MSHR misses 200810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 936864 # number of HardPFReq MSHR misses 200910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 936864 # number of HardPFReq MSHR misses 201010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_misses::cpu1.data 224001 # number of WriteInvalidateReq MSHR misses 201110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_misses::total 224001 # number of WriteInvalidateReq MSHR misses 201210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 142871 # number of UpgradeReq MSHR misses 201310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 142871 # number of UpgradeReq MSHR misses 201410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 155808 # number of SCUpgradeReq MSHR misses 201510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 155808 # number of SCUpgradeReq MSHR misses 201610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 6 # number of SCUpgradeFailReq MSHR misses 201710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses 201810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 239851 # number of ReadExReq MSHR misses 201910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 239851 # number of ReadExReq MSHR misses 202010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 12653 # number of demand (read+write) MSHR misses 202110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 8995 # number of demand (read+write) MSHR misses 202210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 714555 # number of demand (read+write) MSHR misses 202310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 930372 # number of demand (read+write) MSHR misses 202410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::total 1666575 # number of demand (read+write) MSHR misses 202510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 12653 # number of overall MSHR misses 202610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 8995 # number of overall MSHR misses 202710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 714555 # number of overall MSHR misses 202810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 930372 # number of overall MSHR misses 202910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 936864 # number of overall MSHR misses 203010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::total 2603439 # number of overall MSHR misses 203110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 366720790 # number of ReadReq MSHR miss cycles 203210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 286315515 # number of ReadReq MSHR miss cycles 203310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 15972439241 # number of ReadReq MSHR miss cycles 203410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 16244239643 # number of ReadReq MSHR miss cycles 203510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 32869715189 # number of ReadReq MSHR miss cycles 203610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 33861408353 # number of HardPFReq MSHR miss cycles 203710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 33861408353 # number of HardPFReq MSHR miss cycles 203810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 6819895822 # number of WriteInvalidateReq MSHR miss cycles 203910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::total 6819895822 # number of WriteInvalidateReq MSHR miss cycles 204010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 2772663634 # number of UpgradeReq MSHR miss cycles 204110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 2772663634 # number of UpgradeReq MSHR miss cycles 204210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2270029922 # number of SCUpgradeReq MSHR miss cycles 204310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2270029922 # number of SCUpgradeReq MSHR miss cycles 204410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 2361497 # number of SCUpgradeFailReq MSHR miss cycles 204510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2361497 # number of SCUpgradeFailReq MSHR miss cycles 204610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 7617845684 # number of ReadExReq MSHR miss cycles 204710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 7617845684 # number of ReadExReq MSHR miss cycles 204810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 366720790 # number of demand (read+write) MSHR miss cycles 204910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 286315515 # number of demand (read+write) MSHR miss cycles 205010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 15972439241 # number of demand (read+write) MSHR miss cycles 205110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 23862085327 # number of demand (read+write) MSHR miss cycles 205210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 40487560873 # number of demand (read+write) MSHR miss cycles 205310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 366720790 # number of overall MSHR miss cycles 205410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 286315515 # number of overall MSHR miss cycles 205510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 15972439241 # number of overall MSHR miss cycles 205610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 23862085327 # number of overall MSHR miss cycles 205710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 33861408353 # number of overall MSHR miss cycles 205810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 74348969226 # number of overall MSHR miss cycles 205910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7789000 # number of ReadReq MSHR uncacheable cycles 206010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 632822249 # number of ReadReq MSHR uncacheable cycles 206110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 640611249 # number of ReadReq MSHR uncacheable cycles 206210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 765196000 # number of WriteReq MSHR uncacheable cycles 206310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 765196000 # number of WriteReq MSHR uncacheable cycles 206410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 7789000 # number of overall MSHR uncacheable cycles 206510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1398018249 # number of overall MSHR uncacheable cycles 206610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1405807249 # number of overall MSHR uncacheable cycles 206710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.026064 # mshr miss rate for ReadReq accesses 206810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.059748 # mshr miss rate for ReadReq accesses 206910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.083930 # mshr miss rate for ReadReq accesses 207010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.202853 # mshr miss rate for ReadReq accesses 207110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.113649 # mshr miss rate for ReadReq accesses 207210628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_mshr_miss_rate::writebacks 0.000000 # mshr miss rate for Writeback accesses 207310628Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_mshr_miss_rate::total 0.000000 # mshr miss rate for Writeback accesses 207410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 207510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 207610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.587342 # mshr miss rate for WriteInvalidateReq accesses 207710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.587342 # mshr miss rate for WriteInvalidateReq accesses 207810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.665364 # mshr miss rate for UpgradeReq accesses 207910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.665364 # mshr miss rate for UpgradeReq accesses 208010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.827885 # mshr miss rate for SCUpgradeReq accesses 208110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.827885 # mshr miss rate for SCUpgradeReq accesses 208210636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 208310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 208410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.236903 # mshr miss rate for ReadExReq accesses 208510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.236903 # mshr miss rate for ReadExReq accesses 208610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.026064 # mshr miss rate for demand accesses 208710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.059748 # mshr miss rate for demand accesses 208810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.083930 # mshr miss rate for demand accesses 208910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.210659 # mshr miss rate for demand accesses 209010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.122848 # mshr miss rate for demand accesses 209110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.026064 # mshr miss rate for overall accesses 209210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.059748 # mshr miss rate for overall accesses 209310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.083930 # mshr miss rate for overall accesses 209410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.210659 # mshr miss rate for overall accesses 209510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 209610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.191906 # mshr miss rate for overall accesses 209710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 28982.912353 # average ReadReq mshr miss latency 209810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 31830.518621 # average ReadReq mshr miss latency 209910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 22352.987861 # average ReadReq mshr miss latency 210010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 23524.613506 # average ReadReq mshr miss latency 210110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 23038.594142 # average ReadReq mshr miss latency 210210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 36143.355229 # average HardPFReq mshr miss latency 210310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 36143.355229 # average HardPFReq mshr miss latency 210410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 30445.827572 # average WriteInvalidateReq mshr miss latency 210510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 30445.827572 # average WriteInvalidateReq mshr miss latency 210610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19406.762982 # average UpgradeReq mshr miss latency 210710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19406.762982 # average UpgradeReq mshr miss latency 210810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 14569.405435 # average SCUpgradeReq mshr miss latency 210910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14569.405435 # average SCUpgradeReq mshr miss latency 211010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 393582.833333 # average SCUpgradeFailReq mshr miss latency 211110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 393582.833333 # average SCUpgradeFailReq mshr miss latency 211210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 31760.741811 # average ReadExReq mshr miss latency 211310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 31760.741811 # average ReadExReq mshr miss latency 211410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 28982.912353 # average overall mshr miss latency 211510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 31830.518621 # average overall mshr miss latency 211610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 22352.987861 # average overall mshr miss latency 211710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 25647.897107 # average overall mshr miss latency 211810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 24293.872687 # average overall mshr miss latency 211910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 28982.912353 # average overall mshr miss latency 212010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 31830.518621 # average overall mshr miss latency 212110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 22352.987861 # average overall mshr miss latency 212210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 25647.897107 # average overall mshr miss latency 212310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 36143.355229 # average overall mshr miss latency 212410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 28557.983969 # average overall mshr miss latency 212510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 212610636Snilay@cs.wisc.edusystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 212710585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 212810636Snilay@cs.wisc.edusystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 212910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 213010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 213110636Snilay@cs.wisc.edusystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 213210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 213310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 213410726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 15445485 # Transaction distribution 213510726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 12769085 # Transaction distribution 213610726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 6630 # Transaction distribution 213710726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 6630 # Transaction distribution 213810726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::Writeback 3043303 # Transaction distribution 213910726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 1203167 # Transaction distribution 214010726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 1105360 # Transaction distribution 214110726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteInvalidateResp 381381 # Transaction distribution 214210726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 459466 # Transaction distribution 214310726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 345603 # Transaction distribution 214410726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 466676 # Transaction distribution 214510628Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 58 # Transaction distribution 214610726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 114 # Transaction distribution 214710726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1177489 # Transaction distribution 214810726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 1018273 # Transaction distribution 214910726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 17027569 # Packet count per connected master and slave (bytes) 215010726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 13630896 # Packet count per connected master and slave (bytes) 215110726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 329758 # Packet count per connected master and slave (bytes) 215210726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1060916 # Packet count per connected master and slave (bytes) 215310726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count::total 32049139 # Packet count per connected master and slave (bytes) 215410726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 544882176 # Cumulative packet size per connected master and slave (bytes) 215510726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 508019480 # Cumulative packet size per connected master and slave (bytes) 215610726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1204400 # Cumulative packet size per connected master and slave (bytes) 215710726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 3883720 # Cumulative packet size per connected master and slave (bytes) 215810726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size::total 1057989776 # Cumulative packet size per connected master and slave (bytes) 215910726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoops 5539420 # Total snoops (count) 216010726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 22773399 # Request fanout histogram 216110726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 3.231012 # Request fanout histogram 216210726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.421480 # Request fanout histogram 216310585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 216410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 216510585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 216610585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 216710726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::3 17512462 76.90% 76.90% # Request fanout histogram 216810726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::4 5260937 23.10% 100.00% # Request fanout histogram 216910585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 217010726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 217110726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram 217210726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 22773399 # Request fanout histogram 217310726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 12190933688 # Layer occupancy (ticks) 217410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 217510726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 175938985 # Layer occupancy (ticks) 217610585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 217710726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.occupancy 12781364350 # Layer occupancy (ticks) 217810585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 217910726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7076644304 # Layer occupancy (ticks) 218010585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 218110726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.occupancy 179556153 # Layer occupancy (ticks) 218210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 218310726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.occupancy 575808723 # Layer occupancy (ticks) 218410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 218510726Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadReq 40350 # Transaction distribution 218610726Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadResp 40350 # Transaction distribution 218710726Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 136657 # Transaction distribution 218810726Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 29929 # Transaction distribution 218910585Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteInvalidateResp 106728 # Transaction distribution 219010726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47838 # Packet count per connected master and slave (bytes) 219110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 219210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 219310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 219410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 219510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 219610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 219710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 219810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 219910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 220010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes) 220110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 220210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 220310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 220410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 220510726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122720 # Packet count per connected master and slave (bytes) 220610726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231214 # Packet count per connected master and slave (bytes) 220710726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231214 # Packet count per connected master and slave (bytes) 220810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 220910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 221010726Sandreas.hansson@arm.comsystem.iobus.pkt_count::total 354014 # Packet count per connected master and slave (bytes) 221110726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47858 # Cumulative packet size per connected master and slave (bytes) 221210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 221310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 221410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 221510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 221610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 221710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 221810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 221910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 222010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 222110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes) 222210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) 222310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 222410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) 222510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 222610726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155850 # Cumulative packet size per connected master and slave (bytes) 222710726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7338872 # Cumulative packet size per connected master and slave (bytes) 222810726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7338872 # Cumulative packet size per connected master and slave (bytes) 222910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 223010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 223110726Sandreas.hansson@arm.comsystem.iobus.pkt_size::total 7496808 # Cumulative packet size per connected master and slave (bytes) 223210726Sandreas.hansson@arm.comsystem.iobus.reqLayer0.occupancy 36331000 # Layer occupancy (ticks) 223310585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 223410585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) 223510585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 223610585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks) 223710585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 223810585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks) 223910585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 224010585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 224110585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 224210585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 224310585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 224410585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) 224510585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 224610585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) 224710585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 224810585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks) 224910585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 225010585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) 225110585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 225210585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 21947000 # Layer occupancy (ticks) 225310585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 225410585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) 225510585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 225610585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks) 225710585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 225810585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) 225910585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 226010726Sandreas.hansson@arm.comsystem.iobus.reqLayer27.occupancy 607629108 # Layer occupancy (ticks) 226110585Sandreas.hansson@arm.comsystem.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 226210585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) 226310585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 226410726Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 92794000 # Layer occupancy (ticks) 226510585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 226610726Sandreas.hansson@arm.comsystem.iobus.respLayer3.occupancy 148521376 # Layer occupancy (ticks) 226710585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 226810726Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170500 # Layer occupancy (ticks) 226910585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 227010726Sandreas.hansson@arm.comsystem.iocache.tags.replacements 115588 # number of replacements 227110726Sandreas.hansson@arm.comsystem.iocache.tags.tagsinuse 11.296723 # Cycle average of tags in use 227210585Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 227310726Sandreas.hansson@arm.comsystem.iocache.tags.sampled_refs 115604 # Sample count of references to valid blocks. 227410585Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 227510726Sandreas.hansson@arm.comsystem.iocache.tags.warmup_cycle 9128912382000 # Cycle when the warmup percentage was hit. 227610726Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.841062 # Average occupied blocks per requestor 227710726Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ide 7.455661 # Average occupied blocks per requestor 227810726Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.240066 # Average percentage of cache occupancy 227910726Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.465979 # Average percentage of cache occupancy 228010726Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::total 0.706045 # Average percentage of cache occupancy 228110585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 228210585Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 228310585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 228410726Sandreas.hansson@arm.comsystem.iocache.tags.tag_accesses 1040820 # Number of tag accesses 228510726Sandreas.hansson@arm.comsystem.iocache.tags.data_accesses 1040820 # Number of data accesses 228610585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 228710726Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ide 8879 # number of ReadReq misses 228810726Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::total 8916 # number of ReadReq misses 228910585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 229010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 229110585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_misses::realview.ide 106728 # number of WriteInvalidateReq misses 229210585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_misses::total 106728 # number of WriteInvalidateReq misses 229310585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 229410726Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ide 8879 # number of demand (read+write) misses 229510726Sandreas.hansson@arm.comsystem.iocache.demand_misses::total 8919 # number of demand (read+write) misses 229610585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 229710726Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ide 8879 # number of overall misses 229810726Sandreas.hansson@arm.comsystem.iocache.overall_misses::total 8919 # number of overall misses 229910726Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5195500 # number of ReadReq miss cycles 230010726Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1619625499 # number of ReadReq miss cycles 230110726Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::total 1624820999 # number of ReadReq miss cycles 230210726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 230310726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 230410726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_latency::realview.ide 19871885233 # number of WriteInvalidateReq miss cycles 230510726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_latency::total 19871885233 # number of WriteInvalidateReq miss cycles 230610726Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5564500 # number of demand (read+write) miss cycles 230710726Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ide 1619625499 # number of demand (read+write) miss cycles 230810726Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::total 1625189999 # number of demand (read+write) miss cycles 230910726Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5564500 # number of overall miss cycles 231010726Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ide 1619625499 # number of overall miss cycles 231110726Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::total 1625189999 # number of overall miss cycles 231210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 231310726Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8879 # number of ReadReq accesses(hits+misses) 231410726Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::total 8916 # number of ReadReq accesses(hits+misses) 231510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 231610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 231710585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_accesses::realview.ide 106728 # number of WriteInvalidateReq accesses(hits+misses) 231810585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_accesses::total 106728 # number of WriteInvalidateReq accesses(hits+misses) 231910585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 232010726Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ide 8879 # number of demand (read+write) accesses 232110726Sandreas.hansson@arm.comsystem.iocache.demand_accesses::total 8919 # number of demand (read+write) accesses 232210585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 232310726Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ide 8879 # number of overall (read+write) accesses 232410726Sandreas.hansson@arm.comsystem.iocache.overall_accesses::total 8919 # number of overall (read+write) accesses 232510585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 232610585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 232710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 232810585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 232910585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 233010585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_rate::realview.ide 1 # miss rate for WriteInvalidateReq accesses 233110585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_rate::total 1 # miss rate for WriteInvalidateReq accesses 233210585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 233310585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 233410585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 233510585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 233610585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 233710585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 233810726Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 140418.918919 # average ReadReq miss latency 233910726Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 182410.800653 # average ReadReq miss latency 234010726Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 182236.540938 # average ReadReq miss latency 234110726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 234210726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 234310726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 186191.863738 # average WriteInvalidateReq miss latency 234410726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_miss_latency::total 186191.863738 # average WriteInvalidateReq miss latency 234510726Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139112.500000 # average overall miss latency 234610726Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 182410.800653 # average overall miss latency 234710726Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::total 182216.616100 # average overall miss latency 234810726Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139112.500000 # average overall miss latency 234910726Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 182410.800653 # average overall miss latency 235010726Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::total 182216.616100 # average overall miss latency 235110726Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_mshrs 110413 # number of cycles access was blocked 235210585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 235310726Sandreas.hansson@arm.comsystem.iocache.blocked::no_mshrs 16202 # number of cycles access was blocked 235410585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 235510726Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 6.814776 # average number of cycles each access was blocked 235610585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 235710585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 235810585Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 235910585Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 106694 # number of writebacks 236010585Sandreas.hansson@arm.comsystem.iocache.writebacks::total 106694 # number of writebacks 236110585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 236210726Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8879 # number of ReadReq MSHR misses 236310726Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::total 8916 # number of ReadReq MSHR misses 236410585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 236510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 236610585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_misses::realview.ide 106728 # number of WriteInvalidateReq MSHR misses 236710585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_misses::total 106728 # number of WriteInvalidateReq MSHR misses 236810585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 236910726Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ide 8879 # number of demand (read+write) MSHR misses 237010726Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::total 8919 # number of demand (read+write) MSHR misses 237110585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 237210726Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ide 8879 # number of overall MSHR misses 237310726Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::total 8919 # number of overall MSHR misses 237410726Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3270500 # number of ReadReq MSHR miss cycles 237510726Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1156744203 # number of ReadReq MSHR miss cycles 237610726Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1160014703 # number of ReadReq MSHR miss cycles 237710726Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 213000 # number of WriteReq MSHR miss cycles 237810726Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 213000 # number of WriteReq MSHR miss cycles 237910726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 14321981281 # number of WriteInvalidateReq MSHR miss cycles 238010726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_latency::total 14321981281 # number of WriteInvalidateReq MSHR miss cycles 238110726Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3483500 # number of demand (read+write) MSHR miss cycles 238210726Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 1156744203 # number of demand (read+write) MSHR miss cycles 238310726Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::total 1160227703 # number of demand (read+write) MSHR miss cycles 238410726Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3483500 # number of overall MSHR miss cycles 238510726Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 1156744203 # number of overall MSHR miss cycles 238610726Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::total 1160227703 # number of overall MSHR miss cycles 238710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 238810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 238910585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 239010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 239110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 239210585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteInvalidateReq accesses 239310585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_rate::total 1 # mshr miss rate for WriteInvalidateReq accesses 239410585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 239510585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 239610585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 239710585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 239810585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 239910585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 240010726Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 88391.891892 # average ReadReq mshr miss latency 240110726Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 130278.657844 # average ReadReq mshr miss latency 240210726Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 130104.834343 # average ReadReq mshr miss latency 240310726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 71000 # average WriteReq mshr miss latency 240410726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 71000 # average WriteReq mshr miss latency 240510726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 134191.414446 # average WriteInvalidateReq mshr miss latency 240610726Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 134191.414446 # average WriteInvalidateReq mshr miss latency 240710726Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 87087.500000 # average overall mshr miss latency 240810726Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 130278.657844 # average overall mshr miss latency 240910726Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 130084.953806 # average overall mshr miss latency 241010726Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 87087.500000 # average overall mshr miss latency 241110726Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 130278.657844 # average overall mshr miss latency 241210726Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 130084.953806 # average overall mshr miss latency 241310585Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 241410726Sandreas.hansson@arm.comsystem.l2c.tags.replacements 1509391 # number of replacements 241510726Sandreas.hansson@arm.comsystem.l2c.tags.tagsinuse 64395.788312 # Cycle average of tags in use 241610726Sandreas.hansson@arm.comsystem.l2c.tags.total_refs 5071928 # Total number of references to valid blocks. 241710726Sandreas.hansson@arm.comsystem.l2c.tags.sampled_refs 1569787 # Sample count of references to valid blocks. 241810726Sandreas.hansson@arm.comsystem.l2c.tags.avg_refs 3.230966 # Average number of references to valid blocks. 241910726Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 8741120000 # Cycle when the warmup percentage was hit. 242010726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::writebacks 18420.928371 # Average occupied blocks per requestor 242110726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 254.564671 # Average occupied blocks per requestor 242210726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 327.558520 # Average occupied blocks per requestor 242310726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 5783.699822 # Average occupied blocks per requestor 242410726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 9967.407270 # Average occupied blocks per requestor 242510726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 17191.318601 # Average occupied blocks per requestor 242610726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 126.325801 # Average occupied blocks per requestor 242710726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 133.881896 # Average occupied blocks per requestor 242810726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 2759.726372 # Average occupied blocks per requestor 242910726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 3037.353013 # Average occupied blocks per requestor 243010726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 6393.023977 # Average occupied blocks per requestor 243110726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::writebacks 0.281081 # Average percentage of cache occupancy 243210726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.003884 # Average percentage of cache occupancy 243310726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.004998 # Average percentage of cache occupancy 243410726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.088252 # Average percentage of cache occupancy 243510726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.152091 # Average percentage of cache occupancy 243610726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.262319 # Average percentage of cache occupancy 243710726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.001928 # Average percentage of cache occupancy 243810726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.002043 # Average percentage of cache occupancy 243910726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.042110 # Average percentage of cache occupancy 244010726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.046346 # Average percentage of cache occupancy 244110726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.097550 # Average percentage of cache occupancy 244210726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::total 0.982602 # Average percentage of cache occupancy 244310726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1022 14050 # Occupied blocks per task id 244410628Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 200 # Occupied blocks per task id 244510726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 46146 # Occupied blocks per task id 244610726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::0 8 # Occupied blocks per task id 244710726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::2 182 # Occupied blocks per task id 244810726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::3 1105 # Occupied blocks per task id 244910726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::4 12755 # Occupied blocks per task id 245010726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::0 5 # Occupied blocks per task id 245110726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::1 4 # Occupied blocks per task id 245210726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 191 # Occupied blocks per task id 245310726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id 245410726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 303 # Occupied blocks per task id 245510726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 1911 # Occupied blocks per task id 245610726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 4647 # Occupied blocks per task id 245710726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 39226 # Occupied blocks per task id 245810726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1022 0.214386 # Percentage of cache occupancy per task id 245910628Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.003052 # Percentage of cache occupancy per task id 246010726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.704132 # Percentage of cache occupancy per task id 246110726Sandreas.hansson@arm.comsystem.l2c.tags.tag_accesses 65830537 # Number of tag accesses 246210726Sandreas.hansson@arm.comsystem.l2c.tags.data_accesses 65830537 # Number of data accesses 246310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.dtb.walker 7044 # number of ReadReq hits 246410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.itb.walker 4822 # number of ReadReq hits 246510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.inst 775995 # number of ReadReq hits 246610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.data 424099 # number of ReadReq hits 246710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 575063 # number of ReadReq hits 246810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.dtb.walker 6552 # number of ReadReq hits 246910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.itb.walker 4575 # number of ReadReq hits 247010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.inst 662903 # number of ReadReq hits 247110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.data 363815 # number of ReadReq hits 247210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 472407 # number of ReadReq hits 247310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::total 3297275 # number of ReadReq hits 247410726Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::writebacks 2504876 # number of Writeback hits 247510726Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::total 2504876 # number of Writeback hits 247610726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_hits::cpu0.data 140601 # number of WriteInvalidateReq hits 247710726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_hits::cpu1.data 125515 # number of WriteInvalidateReq hits 247810726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_hits::total 266116 # number of WriteInvalidateReq hits 247910726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 34998 # number of UpgradeReq hits 248010726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 27403 # number of UpgradeReq hits 248110726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::total 62401 # number of UpgradeReq hits 248210726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 7236 # number of SCUpgradeReq hits 248310726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 5610 # number of SCUpgradeReq hits 248410726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::total 12846 # number of SCUpgradeReq hits 248510726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 55428 # number of ReadExReq hits 248610726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 53807 # number of ReadExReq hits 248710726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::total 109235 # number of ReadExReq hits 248810726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 7044 # number of demand (read+write) hits 248910726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 4822 # number of demand (read+write) hits 249010726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.inst 775995 # number of demand (read+write) hits 249110726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.data 479527 # number of demand (read+write) hits 249210726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 575063 # number of demand (read+write) hits 249310726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 6552 # number of demand (read+write) hits 249410726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 4575 # number of demand (read+write) hits 249510726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.inst 662903 # number of demand (read+write) hits 249610726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.data 417622 # number of demand (read+write) hits 249710726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 472407 # number of demand (read+write) hits 249810726Sandreas.hansson@arm.comsystem.l2c.demand_hits::total 3406510 # number of demand (read+write) hits 249910726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 7044 # number of overall hits 250010726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 4822 # number of overall hits 250110726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.inst 775995 # number of overall hits 250210726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.data 479527 # number of overall hits 250310726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 575063 # number of overall hits 250410726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 6552 # number of overall hits 250510726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 4575 # number of overall hits 250610726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.inst 662903 # number of overall hits 250710726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.data 417622 # number of overall hits 250810726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 472407 # number of overall hits 250910726Sandreas.hansson@arm.comsystem.l2c.overall_hits::total 3406510 # number of overall hits 251010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.dtb.walker 2214 # number of ReadReq misses 251110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.itb.walker 2052 # number of ReadReq misses 251210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.inst 83747 # number of ReadReq misses 251310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.data 137620 # number of ReadReq misses 251410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 334397 # number of ReadReq misses 251510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.dtb.walker 2082 # number of ReadReq misses 251610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.itb.walker 1771 # number of ReadReq misses 251710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.inst 51652 # number of ReadReq misses 251810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.data 69122 # number of ReadReq misses 251910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 204701 # number of ReadReq misses 252010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::total 889358 # number of ReadReq misses 252110726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_misses::cpu0.data 476508 # number of WriteInvalidateReq misses 252210726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_misses::cpu1.data 89488 # number of WriteInvalidateReq misses 252310726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_misses::total 565996 # number of WriteInvalidateReq misses 252410726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 48344 # number of UpgradeReq misses 252510726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 44372 # number of UpgradeReq misses 252610726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::total 92716 # number of UpgradeReq misses 252710726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 10817 # number of SCUpgradeReq misses 252810726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 7620 # number of SCUpgradeReq misses 252910726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::total 18437 # number of SCUpgradeReq misses 253010726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 83374 # number of ReadExReq misses 253110726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 50998 # number of ReadExReq misses 253210726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::total 134372 # number of ReadExReq misses 253310726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 2214 # number of demand (read+write) misses 253410726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 2052 # number of demand (read+write) misses 253510726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.inst 83747 # number of demand (read+write) misses 253610726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.data 220994 # number of demand (read+write) misses 253710726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 334397 # number of demand (read+write) misses 253810726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 2082 # number of demand (read+write) misses 253910726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.itb.walker 1771 # number of demand (read+write) misses 254010726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.inst 51652 # number of demand (read+write) misses 254110726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.data 120120 # number of demand (read+write) misses 254210726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 204701 # number of demand (read+write) misses 254310726Sandreas.hansson@arm.comsystem.l2c.demand_misses::total 1023730 # number of demand (read+write) misses 254410726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 2214 # number of overall misses 254510726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 2052 # number of overall misses 254610726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.inst 83747 # number of overall misses 254710726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.data 220994 # number of overall misses 254810726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 334397 # number of overall misses 254910726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 2082 # number of overall misses 255010726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.itb.walker 1771 # number of overall misses 255110726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.inst 51652 # number of overall misses 255210726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.data 120120 # number of overall misses 255310726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 204701 # number of overall misses 255410726Sandreas.hansson@arm.comsystem.l2c.overall_misses::total 1023730 # number of overall misses 255510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.dtb.walker 196089257 # number of ReadReq miss cycles 255610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.itb.walker 182667757 # number of ReadReq miss cycles 255710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.inst 7080624634 # number of ReadReq miss cycles 255810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.data 12249130737 # number of ReadReq miss cycles 255910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 43332889612 # number of ReadReq miss cycles 256010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.dtb.walker 189088032 # number of ReadReq miss cycles 256110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.itb.walker 162443014 # number of ReadReq miss cycles 256210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.inst 4360864205 # number of ReadReq miss cycles 256310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.data 6107312919 # number of ReadReq miss cycles 256410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 26397681837 # number of ReadReq miss cycles 256510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::total 100258792004 # number of ReadReq miss cycles 256610726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_latency::cpu0.data 50990906 # number of WriteInvalidateReq miss cycles 256710726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_latency::cpu1.data 47594001 # number of WriteInvalidateReq miss cycles 256810726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_latency::total 98584907 # number of WriteInvalidateReq miss cycles 256910726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 312691152 # number of UpgradeReq miss cycles 257010726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 283930496 # number of UpgradeReq miss cycles 257110726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::total 596621648 # number of UpgradeReq miss cycles 257210726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 58172655 # number of SCUpgradeReq miss cycles 257310726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 50436899 # number of SCUpgradeReq miss cycles 257410726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 108609554 # number of SCUpgradeReq miss cycles 257510726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 7528015770 # number of ReadExReq miss cycles 257610726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 4219527160 # number of ReadExReq miss cycles 257710726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::total 11747542930 # number of ReadExReq miss cycles 257810726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 196089257 # number of demand (read+write) miss cycles 257910726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 182667757 # number of demand (read+write) miss cycles 258010726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 7080624634 # number of demand (read+write) miss cycles 258110726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.data 19777146507 # number of demand (read+write) miss cycles 258210726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 43332889612 # number of demand (read+write) miss cycles 258310726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 189088032 # number of demand (read+write) miss cycles 258410726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 162443014 # number of demand (read+write) miss cycles 258510726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 4360864205 # number of demand (read+write) miss cycles 258610726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.data 10326840079 # number of demand (read+write) miss cycles 258710726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 26397681837 # number of demand (read+write) miss cycles 258810726Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::total 112006334934 # number of demand (read+write) miss cycles 258910726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 196089257 # number of overall miss cycles 259010726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 182667757 # number of overall miss cycles 259110726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 7080624634 # number of overall miss cycles 259210726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.data 19777146507 # number of overall miss cycles 259310726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 43332889612 # number of overall miss cycles 259410726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 189088032 # number of overall miss cycles 259510726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 162443014 # number of overall miss cycles 259610726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 4360864205 # number of overall miss cycles 259710726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.data 10326840079 # number of overall miss cycles 259810726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 26397681837 # number of overall miss cycles 259910726Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::total 112006334934 # number of overall miss cycles 260010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.dtb.walker 9258 # number of ReadReq accesses(hits+misses) 260110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.itb.walker 6874 # number of ReadReq accesses(hits+misses) 260210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.inst 859742 # number of ReadReq accesses(hits+misses) 260310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.data 561719 # number of ReadReq accesses(hits+misses) 260410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 909460 # number of ReadReq accesses(hits+misses) 260510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.dtb.walker 8634 # number of ReadReq accesses(hits+misses) 260610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.itb.walker 6346 # number of ReadReq accesses(hits+misses) 260710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.inst 714555 # number of ReadReq accesses(hits+misses) 260810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.data 432937 # number of ReadReq accesses(hits+misses) 260910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 677108 # number of ReadReq accesses(hits+misses) 261010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::total 4186633 # number of ReadReq accesses(hits+misses) 261110726Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::writebacks 2504876 # number of Writeback accesses(hits+misses) 261210726Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::total 2504876 # number of Writeback accesses(hits+misses) 261310726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_accesses::cpu0.data 617109 # number of WriteInvalidateReq accesses(hits+misses) 261410726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_accesses::cpu1.data 215003 # number of WriteInvalidateReq accesses(hits+misses) 261510726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_accesses::total 832112 # number of WriteInvalidateReq accesses(hits+misses) 261610726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 83342 # number of UpgradeReq accesses(hits+misses) 261710726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 71775 # number of UpgradeReq accesses(hits+misses) 261810726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::total 155117 # number of UpgradeReq accesses(hits+misses) 261910726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 18053 # number of SCUpgradeReq accesses(hits+misses) 262010726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 13230 # number of SCUpgradeReq accesses(hits+misses) 262110726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::total 31283 # number of SCUpgradeReq accesses(hits+misses) 262210726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 138802 # number of ReadExReq accesses(hits+misses) 262310726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 104805 # number of ReadExReq accesses(hits+misses) 262410726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::total 243607 # number of ReadExReq accesses(hits+misses) 262510726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 9258 # number of demand (read+write) accesses 262610726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 6874 # number of demand (read+write) accesses 262710726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.inst 859742 # number of demand (read+write) accesses 262810726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.data 700521 # number of demand (read+write) accesses 262910726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 909460 # number of demand (read+write) accesses 263010726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 8634 # number of demand (read+write) accesses 263110726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 6346 # number of demand (read+write) accesses 263210726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.inst 714555 # number of demand (read+write) accesses 263310726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.data 537742 # number of demand (read+write) accesses 263410726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 677108 # number of demand (read+write) accesses 263510726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::total 4430240 # number of demand (read+write) accesses 263610726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 9258 # number of overall (read+write) accesses 263710726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 6874 # number of overall (read+write) accesses 263810726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.inst 859742 # number of overall (read+write) accesses 263910726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.data 700521 # number of overall (read+write) accesses 264010726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 909460 # number of overall (read+write) accesses 264110726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 8634 # number of overall (read+write) accesses 264210726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 6346 # number of overall (read+write) accesses 264310726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.inst 714555 # number of overall (read+write) accesses 264410726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.data 537742 # number of overall (read+write) accesses 264510726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 677108 # number of overall (read+write) accesses 264610726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::total 4430240 # number of overall (read+write) accesses 264710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.239145 # miss rate for ReadReq accesses 264810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.298516 # miss rate for ReadReq accesses 264910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.inst 0.097409 # miss rate for ReadReq accesses 265010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.data 0.244998 # miss rate for ReadReq accesses 265110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.367687 # miss rate for ReadReq accesses 265210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.241140 # miss rate for ReadReq accesses 265310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.279073 # miss rate for ReadReq accesses 265410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.inst 0.072286 # miss rate for ReadReq accesses 265510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.data 0.159658 # miss rate for ReadReq accesses 265610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.302317 # miss rate for ReadReq accesses 265710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::total 0.212428 # miss rate for ReadReq accesses 265810726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.772162 # miss rate for WriteInvalidateReq accesses 265910726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.416217 # miss rate for WriteInvalidateReq accesses 266010726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_rate::total 0.680192 # miss rate for WriteInvalidateReq accesses 266110726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.580068 # miss rate for UpgradeReq accesses 266210726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.618210 # miss rate for UpgradeReq accesses 266310726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.597717 # miss rate for UpgradeReq accesses 266410726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.599180 # miss rate for SCUpgradeReq accesses 266510726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.575964 # miss rate for SCUpgradeReq accesses 266610726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.589362 # miss rate for SCUpgradeReq accesses 266710726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.600669 # miss rate for ReadExReq accesses 266810726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.486599 # miss rate for ReadExReq accesses 266910726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.551593 # miss rate for ReadExReq accesses 267010726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.239145 # miss rate for demand accesses 267110726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.298516 # miss rate for demand accesses 267210726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.097409 # miss rate for demand accesses 267310726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.315471 # miss rate for demand accesses 267410726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.367687 # miss rate for demand accesses 267510726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.241140 # miss rate for demand accesses 267610726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.279073 # miss rate for demand accesses 267710726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.072286 # miss rate for demand accesses 267810726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.223378 # miss rate for demand accesses 267910726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.302317 # miss rate for demand accesses 268010726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::total 0.231078 # miss rate for demand accesses 268110726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.239145 # miss rate for overall accesses 268210726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.298516 # miss rate for overall accesses 268310726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.097409 # miss rate for overall accesses 268410726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.315471 # miss rate for overall accesses 268510726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.367687 # miss rate for overall accesses 268610726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.241140 # miss rate for overall accesses 268710726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.279073 # miss rate for overall accesses 268810726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.072286 # miss rate for overall accesses 268910726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.223378 # miss rate for overall accesses 269010726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.302317 # miss rate for overall accesses 269110726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::total 0.231078 # miss rate for overall accesses 269210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 88567.866757 # average ReadReq miss latency 269310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 89019.374756 # average ReadReq miss latency 269410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.inst 84547.800327 # average ReadReq miss latency 269510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.data 89006.908422 # average ReadReq miss latency 269610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 129585.162582 # average ReadReq miss latency 269710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 90820.380403 # average ReadReq miss latency 269810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 91723.892716 # average ReadReq miss latency 269910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.inst 84427.789921 # average ReadReq miss latency 270010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.data 88355.558563 # average ReadReq miss latency 270110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 128957.268587 # average ReadReq miss latency 270210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::total 112731.646878 # average ReadReq miss latency 270310726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_miss_latency::cpu0.data 107.009549 # average WriteInvalidateReq miss latency 270410726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_miss_latency::cpu1.data 531.847857 # average WriteInvalidateReq miss latency 270510726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_miss_latency::total 174.179512 # average WriteInvalidateReq miss latency 270610726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6468.044680 # average UpgradeReq miss latency 270710726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6398.866312 # average UpgradeReq miss latency 270810726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 6434.937314 # average UpgradeReq miss latency 270910726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 5377.891744 # average SCUpgradeReq miss latency 271010726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 6619.015617 # average SCUpgradeReq miss latency 271110726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 5890.847426 # average SCUpgradeReq miss latency 271210726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 90292.126682 # average ReadExReq miss latency 271310726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 82739.071336 # average ReadExReq miss latency 271410726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 87425.527119 # average ReadExReq miss latency 271510726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 88567.866757 # average overall miss latency 271610726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 89019.374756 # average overall miss latency 271710726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 84547.800327 # average overall miss latency 271810726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 89491.780352 # average overall miss latency 271910726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 129585.162582 # average overall miss latency 272010726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 90820.380403 # average overall miss latency 272110726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 91723.892716 # average overall miss latency 272210726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 84427.789921 # average overall miss latency 272310726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 85971.029629 # average overall miss latency 272410726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 128957.268587 # average overall miss latency 272510726Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::total 109410.034808 # average overall miss latency 272610726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 88567.866757 # average overall miss latency 272710726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 89019.374756 # average overall miss latency 272810726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 84547.800327 # average overall miss latency 272910726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 89491.780352 # average overall miss latency 273010726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 129585.162582 # average overall miss latency 273110726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 90820.380403 # average overall miss latency 273210726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 91723.892716 # average overall miss latency 273310726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 84427.789921 # average overall miss latency 273410726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 85971.029629 # average overall miss latency 273510726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 128957.268587 # average overall miss latency 273610726Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::total 109410.034808 # average overall miss latency 273710726Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_mshrs 12831 # number of cycles access was blocked 273810515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 273910726Sandreas.hansson@arm.comsystem.l2c.blocked::no_mshrs 343 # number of cycles access was blocked 274010515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 274110726Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs 37.408163 # average number of cycles each access was blocked 274210515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 274310515SAli.Saidi@ARM.comsystem.l2c.fast_writes 0 # number of fast writes performed 274410515SAli.Saidi@ARM.comsystem.l2c.cache_copies 0 # number of cache copies performed 274510726Sandreas.hansson@arm.comsystem.l2c.writebacks::writebacks 1128341 # number of writebacks 274610726Sandreas.hansson@arm.comsystem.l2c.writebacks::total 1128341 # number of writebacks 274710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu0.inst 159 # number of ReadReq MSHR hits 274810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu0.data 14 # number of ReadReq MSHR hits 274910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu1.inst 202 # number of ReadReq MSHR hits 275010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu1.data 26 # number of ReadReq MSHR hits 275110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu1.l2cache.prefetcher 2 # number of ReadReq MSHR hits 275210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::total 403 # number of ReadReq MSHR hits 275310726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 159 # number of demand (read+write) MSHR hits 275410726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.data 14 # number of demand (read+write) MSHR hits 275510726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 202 # number of demand (read+write) MSHR hits 275610726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.data 26 # number of demand (read+write) MSHR hits 275710726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.l2cache.prefetcher 2 # number of demand (read+write) MSHR hits 275810726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::total 403 # number of demand (read+write) MSHR hits 275910726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 159 # number of overall MSHR hits 276010726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.data 14 # number of overall MSHR hits 276110726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 202 # number of overall MSHR hits 276210726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.data 26 # number of overall MSHR hits 276310726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.l2cache.prefetcher 2 # number of overall MSHR hits 276410726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::total 403 # number of overall MSHR hits 276510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 2214 # number of ReadReq MSHR misses 276610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2052 # number of ReadReq MSHR misses 276710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.inst 83588 # number of ReadReq MSHR misses 276810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.data 137606 # number of ReadReq MSHR misses 276910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 334397 # number of ReadReq MSHR misses 277010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 2082 # number of ReadReq MSHR misses 277110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1771 # number of ReadReq MSHR misses 277210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.inst 51450 # number of ReadReq MSHR misses 277310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.data 69096 # number of ReadReq MSHR misses 277410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 204699 # number of ReadReq MSHR misses 277510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::total 888955 # number of ReadReq MSHR misses 277610726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_misses::cpu0.data 476508 # number of WriteInvalidateReq MSHR misses 277710726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 89488 # number of WriteInvalidateReq MSHR misses 277810726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_misses::total 565996 # number of WriteInvalidateReq MSHR misses 277910726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 48344 # number of UpgradeReq MSHR misses 278010726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 44372 # number of UpgradeReq MSHR misses 278110726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 92716 # number of UpgradeReq MSHR misses 278210726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 10817 # number of SCUpgradeReq MSHR misses 278310726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 7620 # number of SCUpgradeReq MSHR misses 278410726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 18437 # number of SCUpgradeReq MSHR misses 278510726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 83374 # number of ReadExReq MSHR misses 278610726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 50998 # number of ReadExReq MSHR misses 278710726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::total 134372 # number of ReadExReq MSHR misses 278810726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 2214 # number of demand (read+write) MSHR misses 278910726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 2052 # number of demand (read+write) MSHR misses 279010726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 83588 # number of demand (read+write) MSHR misses 279110726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 220980 # number of demand (read+write) MSHR misses 279210726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 334397 # number of demand (read+write) MSHR misses 279310726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 2082 # number of demand (read+write) MSHR misses 279410726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 1771 # number of demand (read+write) MSHR misses 279510726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 51450 # number of demand (read+write) MSHR misses 279610726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 120094 # number of demand (read+write) MSHR misses 279710726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 204699 # number of demand (read+write) MSHR misses 279810726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::total 1023327 # number of demand (read+write) MSHR misses 279910726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 2214 # number of overall MSHR misses 280010726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 2052 # number of overall MSHR misses 280110726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 83588 # number of overall MSHR misses 280210726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 220980 # number of overall MSHR misses 280310726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 334397 # number of overall MSHR misses 280410726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 2082 # number of overall MSHR misses 280510726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 1771 # number of overall MSHR misses 280610726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 51450 # number of overall MSHR misses 280710726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 120094 # number of overall MSHR misses 280810726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 204699 # number of overall MSHR misses 280910726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::total 1023327 # number of overall MSHR misses 281010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 168187741 # number of ReadReq MSHR miss cycles 281110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 156820743 # number of ReadReq MSHR miss cycles 281210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.inst 6020171116 # number of ReadReq MSHR miss cycles 281310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.data 10522241263 # number of ReadReq MSHR miss cycles 281410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 39221401658 # number of ReadReq MSHR miss cycles 281510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 162840466 # number of ReadReq MSHR miss cycles 281610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 140086986 # number of ReadReq MSHR miss cycles 281710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.inst 3700419545 # number of ReadReq MSHR miss cycles 281810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.data 5238305331 # number of ReadReq MSHR miss cycles 281910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 23877031123 # number of ReadReq MSHR miss cycles 282010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::total 89207505972 # number of ReadReq MSHR miss cycles 282110726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 15957398094 # number of WriteInvalidateReq MSHR miss cycles 282210726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 2857214499 # number of WriteInvalidateReq MSHR miss cycles 282310726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_latency::total 18814612593 # number of WriteInvalidateReq MSHR miss cycles 282410726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 860594555 # number of UpgradeReq MSHR miss cycles 282510726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 788863623 # number of UpgradeReq MSHR miss cycles 282610726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 1649458178 # number of UpgradeReq MSHR miss cycles 282710726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 192360767 # number of SCUpgradeReq MSHR miss cycles 282810726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 135695087 # number of SCUpgradeReq MSHR miss cycles 282910726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 328055854 # number of SCUpgradeReq MSHR miss cycles 283010726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6486393230 # number of ReadExReq MSHR miss cycles 283110726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3581079840 # number of ReadExReq MSHR miss cycles 283210726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 10067473070 # number of ReadExReq MSHR miss cycles 283310726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 168187741 # number of demand (read+write) MSHR miss cycles 283410726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 156820743 # number of demand (read+write) MSHR miss cycles 283510726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 6020171116 # number of demand (read+write) MSHR miss cycles 283610726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 17008634493 # number of demand (read+write) MSHR miss cycles 283710726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 39221401658 # number of demand (read+write) MSHR miss cycles 283810726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 162840466 # number of demand (read+write) MSHR miss cycles 283910726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 140086986 # number of demand (read+write) MSHR miss cycles 284010726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 3700419545 # number of demand (read+write) MSHR miss cycles 284110726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 8819385171 # number of demand (read+write) MSHR miss cycles 284210726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 23877031123 # number of demand (read+write) MSHR miss cycles 284310726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::total 99274979042 # number of demand (read+write) MSHR miss cycles 284410726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 168187741 # number of overall MSHR miss cycles 284510726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 156820743 # number of overall MSHR miss cycles 284610726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 6020171116 # number of overall MSHR miss cycles 284710726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 17008634493 # number of overall MSHR miss cycles 284810726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 39221401658 # number of overall MSHR miss cycles 284910726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 162840466 # number of overall MSHR miss cycles 285010726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 140086986 # number of overall MSHR miss cycles 285110726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 3700419545 # number of overall MSHR miss cycles 285210726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 8819385171 # number of overall MSHR miss cycles 285310726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 23877031123 # number of overall MSHR miss cycles 285410726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::total 99274979042 # number of overall MSHR miss cycles 285510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 3188012750 # number of ReadReq MSHR uncacheable cycles 285610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 4878632500 # number of ReadReq MSHR uncacheable cycles 285710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5702000 # number of ReadReq MSHR uncacheable cycles 285810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 506298251 # number of ReadReq MSHR uncacheable cycles 285910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 8578645501 # number of ReadReq MSHR uncacheable cycles 286010726Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4641261500 # number of WriteReq MSHR uncacheable cycles 286110726Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 642209001 # number of WriteReq MSHR uncacheable cycles 286210726Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::total 5283470501 # number of WriteReq MSHR uncacheable cycles 286310726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 3188012750 # number of overall MSHR uncacheable cycles 286410726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 9519894000 # number of overall MSHR uncacheable cycles 286510726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5702000 # number of overall MSHR uncacheable cycles 286610726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 1148507252 # number of overall MSHR uncacheable cycles 286710726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 13862116002 # number of overall MSHR uncacheable cycles 286810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.239145 # mshr miss rate for ReadReq accesses 286910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.298516 # mshr miss rate for ReadReq accesses 287010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.097225 # mshr miss rate for ReadReq accesses 287110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.244973 # mshr miss rate for ReadReq accesses 287210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.367687 # mshr miss rate for ReadReq accesses 287310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.241140 # mshr miss rate for ReadReq accesses 287410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.279073 # mshr miss rate for ReadReq accesses 287510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.072003 # mshr miss rate for ReadReq accesses 287610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.159598 # mshr miss rate for ReadReq accesses 287710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.302314 # mshr miss rate for ReadReq accesses 287810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::total 0.212332 # mshr miss rate for ReadReq accesses 287910726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.772162 # mshr miss rate for WriteInvalidateReq accesses 288010726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.416217 # mshr miss rate for WriteInvalidateReq accesses 288110726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.680192 # mshr miss rate for WriteInvalidateReq accesses 288210726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.580068 # mshr miss rate for UpgradeReq accesses 288310726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.618210 # mshr miss rate for UpgradeReq accesses 288410726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.597717 # mshr miss rate for UpgradeReq accesses 288510726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.599180 # mshr miss rate for SCUpgradeReq accesses 288610726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.575964 # mshr miss rate for SCUpgradeReq accesses 288710726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.589362 # mshr miss rate for SCUpgradeReq accesses 288810726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.600669 # mshr miss rate for ReadExReq accesses 288910726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.486599 # mshr miss rate for ReadExReq accesses 289010726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.551593 # mshr miss rate for ReadExReq accesses 289110726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.239145 # mshr miss rate for demand accesses 289210726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.298516 # mshr miss rate for demand accesses 289310726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.097225 # mshr miss rate for demand accesses 289410726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.315451 # mshr miss rate for demand accesses 289510726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.367687 # mshr miss rate for demand accesses 289610726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.241140 # mshr miss rate for demand accesses 289710726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.279073 # mshr miss rate for demand accesses 289810726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.072003 # mshr miss rate for demand accesses 289910726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.223330 # mshr miss rate for demand accesses 290010726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.302314 # mshr miss rate for demand accesses 290110726Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.230987 # mshr miss rate for demand accesses 290210726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.239145 # mshr miss rate for overall accesses 290310726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.298516 # mshr miss rate for overall accesses 290410726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.097225 # mshr miss rate for overall accesses 290510726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.315451 # mshr miss rate for overall accesses 290610726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.367687 # mshr miss rate for overall accesses 290710726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.241140 # mshr miss rate for overall accesses 290810726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.279073 # mshr miss rate for overall accesses 290910726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.072003 # mshr miss rate for overall accesses 291010726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.223330 # mshr miss rate for overall accesses 291110726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.302314 # mshr miss rate for overall accesses 291210726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.230987 # mshr miss rate for overall accesses 291310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 75965.556007 # average ReadReq mshr miss latency 291410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 76423.364035 # average ReadReq mshr miss latency 291510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 72021.954300 # average ReadReq mshr miss latency 291610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 76466.442328 # average ReadReq mshr miss latency 291710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 117289.932798 # average ReadReq mshr miss latency 291810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 78213.480307 # average ReadReq mshr miss latency 291910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 79100.500282 # average ReadReq mshr miss latency 292010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 71922.634500 # average ReadReq mshr miss latency 292110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 75811.991013 # average ReadReq mshr miss latency 292210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 116644.590951 # average ReadReq mshr miss latency 292310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::total 100350.980614 # average ReadReq mshr miss latency 292410726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 33488.206062 # average WriteInvalidateReq mshr miss latency 292510726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 31928.465258 # average WriteInvalidateReq mshr miss latency 292610726Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 33241.599928 # average WriteInvalidateReq mshr miss latency 292710726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17801.475985 # average UpgradeReq mshr miss latency 292810726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17778.410326 # average UpgradeReq mshr miss latency 292910726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 17790.437228 # average UpgradeReq mshr miss latency 293010726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17783.190071 # average SCUpgradeReq mshr miss latency 293110726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 17807.754199 # average SCUpgradeReq mshr miss latency 293210726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 17793.342409 # average SCUpgradeReq mshr miss latency 293310726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 77798.752969 # average ReadExReq mshr miss latency 293410726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 70220.005490 # average ReadExReq mshr miss latency 293510726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 74922.402509 # average ReadExReq mshr miss latency 293610726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 75965.556007 # average overall mshr miss latency 293710726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 76423.364035 # average overall mshr miss latency 293810726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72021.954300 # average overall mshr miss latency 293910726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 76969.112558 # average overall mshr miss latency 294010726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 117289.932798 # average overall mshr miss latency 294110726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 78213.480307 # average overall mshr miss latency 294210726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 79100.500282 # average overall mshr miss latency 294310726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 71922.634500 # average overall mshr miss latency 294410726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 73437.350500 # average overall mshr miss latency 294510726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 116644.590951 # average overall mshr miss latency 294610726Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 97011.980571 # average overall mshr miss latency 294710726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 75965.556007 # average overall mshr miss latency 294810726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 76423.364035 # average overall mshr miss latency 294910726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72021.954300 # average overall mshr miss latency 295010726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 76969.112558 # average overall mshr miss latency 295110726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 117289.932798 # average overall mshr miss latency 295210726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 78213.480307 # average overall mshr miss latency 295310726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 79100.500282 # average overall mshr miss latency 295410726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 71922.634500 # average overall mshr miss latency 295510726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 73437.350500 # average overall mshr miss latency 295610726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 116644.590951 # average overall mshr miss latency 295710726Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 97011.980571 # average overall mshr miss latency 295810515SAli.Saidi@ARM.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 295910636Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 296010515SAli.Saidi@ARM.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 296110636Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 296210515SAli.Saidi@ARM.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 296310636Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 296410636Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 296510515SAli.Saidi@ARM.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 296610515SAli.Saidi@ARM.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 296710636Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 296810515SAli.Saidi@ARM.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 296910636Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 297010515SAli.Saidi@ARM.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 297110515SAli.Saidi@ARM.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 297210726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 988965 # Transaction distribution 297310726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 988965 # Transaction distribution 297410726Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 38599 # Transaction distribution 297510726Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 38599 # Transaction distribution 297610726Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 1235035 # Transaction distribution 297710726Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteInvalidateReq 669572 # Transaction distribution 297810726Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteInvalidateResp 669572 # Transaction distribution 297910726Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 443245 # Transaction distribution 298010726Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeReq 300309 # Transaction distribution 298110726Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 118634 # Transaction distribution 298210726Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeFailReq 31 # Transaction distribution 298310726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 147271 # Transaction distribution 298410726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 130046 # Transaction distribution 298510726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122720 # Packet count per connected master and slave (bytes) 298610585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 52 # Packet count per connected master and slave (bytes) 298710726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 26568 # Packet count per connected master and slave (bytes) 298810726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 5280771 # Packet count per connected master and slave (bytes) 298910726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 5430111 # Packet count per connected master and slave (bytes) 299010726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 335842 # Packet count per connected master and slave (bytes) 299110726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 335842 # Packet count per connected master and slave (bytes) 299210726Sandreas.hansson@arm.comsystem.membus.pkt_count::total 5765953 # Packet count per connected master and slave (bytes) 299310726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155850 # Cumulative packet size per connected master and slave (bytes) 299410585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1324 # Cumulative packet size per connected master and slave (bytes) 299510726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 53136 # Cumulative packet size per connected master and slave (bytes) 299610726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 176778952 # Cumulative packet size per connected master and slave (bytes) 299710726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 176989262 # Cumulative packet size per connected master and slave (bytes) 299810726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14092480 # Cumulative packet size per connected master and slave (bytes) 299910726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 14092480 # Cumulative packet size per connected master and slave (bytes) 300010726Sandreas.hansson@arm.comsystem.membus.pkt_size::total 191081742 # Cumulative packet size per connected master and slave (bytes) 300110726Sandreas.hansson@arm.comsystem.membus.snoops 645066 # Total snoops (count) 300210726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 3693594 # Request fanout histogram 300310585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 300410585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 300510585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 300610585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 300710726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 3693594 100.00% 100.00% # Request fanout histogram 300810585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 300910585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 301010585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 301110585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 301210726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 3693594 # Request fanout histogram 301310726Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 110078000 # Layer occupancy (ticks) 301410585Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 301510726Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 33484 # Layer occupancy (ticks) 301610585Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 301710726Sandreas.hansson@arm.comsystem.membus.reqLayer2.occupancy 22086998 # Layer occupancy (ticks) 301810585Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 301910726Sandreas.hansson@arm.comsystem.membus.reqLayer5.occupancy 11288947920 # Layer occupancy (ticks) 302010585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 302110726Sandreas.hansson@arm.comsystem.membus.respLayer2.occupancy 6557942197 # Layer occupancy (ticks) 302210585Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 302310726Sandreas.hansson@arm.comsystem.membus.respLayer3.occupancy 151922124 # Layer occupancy (ticks) 302410585Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 302510515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 302610515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 302710515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 302810515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 302910515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 303010515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 303110515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 303210515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 303310515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 303410515SAli.Saidi@ARM.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 303510515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 303610515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 303710515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 303810515SAli.Saidi@ARM.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 303910515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 304010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 304110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 304210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 304310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 304410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 304510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 304610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 304710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 304810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 304910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 305010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 305110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 305210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 305310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 305410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 305510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 305610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 305710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 305810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 305910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 306010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 306110515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 306210515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 306310515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 306410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 306510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 306610515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 306710726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadReq 5164890 # Transaction distribution 306810726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadResp 5157651 # Transaction distribution 306910726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteReq 38599 # Transaction distribution 307010726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteResp 38599 # Transaction distribution 307110726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::Writeback 2504876 # Transaction distribution 307210726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteInvalidateReq 938982 # Transaction distribution 307310726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteInvalidateResp 832112 # Transaction distribution 307410726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 498168 # Transaction distribution 307510726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 313155 # Transaction distribution 307610726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 811323 # Transaction distribution 307710726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 114 # Transaction distribution 307810726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeFailResp 114 # Transaction distribution 307910726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExReq 303337 # Transaction distribution 308010726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExResp 303337 # Transaction distribution 308110726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 8953428 # Packet count per connected master and slave (bytes) 308210726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 6273029 # Packet count per connected master and slave (bytes) 308310726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count::total 15226457 # Packet count per connected master and slave (bytes) 308410726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 302864374 # Cumulative packet size per connected master and slave (bytes) 308510726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 197929240 # Cumulative packet size per connected master and slave (bytes) 308610726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size::total 500793614 # Cumulative packet size per connected master and slave (bytes) 308710726Sandreas.hansson@arm.comsystem.toL2Bus.snoops 1680481 # Total snoops (count) 308810726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::samples 9632863 # Request fanout histogram 308910726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::mean 1.012020 # Request fanout histogram 309010726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.108976 # Request fanout histogram 309110515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 309210515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 309310726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::1 9517074 98.80% 98.80% # Request fanout histogram 309410726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::2 115789 1.20% 100.00% # Request fanout histogram 309510515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 309610515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 309710515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 309810726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::total 9632863 # Request fanout histogram 309910726Sandreas.hansson@arm.comsystem.toL2Bus.reqLayer0.occupancy 8806822228 # Layer occupancy (ticks) 310010515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 310110726Sandreas.hansson@arm.comsystem.toL2Bus.snoopLayer0.occupancy 2518500 # Layer occupancy (ticks) 310210515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 310310726Sandreas.hansson@arm.comsystem.toL2Bus.respLayer0.occupancy 5125474266 # Layer occupancy (ticks) 310410515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 310510726Sandreas.hansson@arm.comsystem.toL2Bus.respLayer1.occupancy 4045471741 # Layer occupancy (ticks) 310610515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 310710515SAli.Saidi@ARM.com 310810515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3109