stats.txt revision 9449:56610ab73040
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 2.603185 # Number of seconds simulated 4sim_ticks 2603185215000 # Number of ticks simulated 5final_tick 2603185215000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 24146 # Simulator instruction rate (inst/s) 8host_op_rate 31077 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 996702828 # Simulator tick rate (ticks/s) 10host_mem_usage 410224 # Number of bytes of host memory used 11host_seconds 2611.80 # Real time elapsed on the host 12sim_insts 63063952 # Number of instructions simulated 13sim_ops 81166306 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu0.dtb.walker 768 # Number of bytes read from this memory 16system.physmem.bytes_read::cpu0.itb.walker 192 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu0.inst 396288 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu0.data 4383412 # Number of bytes read from this memory 19system.physmem.bytes_read::cpu1.dtb.walker 1088 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu1.inst 425536 # Number of bytes read from this memory 21system.physmem.bytes_read::cpu1.data 5252400 # Number of bytes read from this memory 22system.physmem.bytes_read::total 131570212 # Number of bytes read from this memory 23system.physmem.bytes_inst_read::cpu0.inst 396288 # Number of instructions bytes read from this memory 24system.physmem.bytes_inst_read::cpu1.inst 425536 # Number of instructions bytes read from this memory 25system.physmem.bytes_inst_read::total 821824 # Number of instructions bytes read from this memory 26system.physmem.bytes_written::writebacks 4280832 # Number of bytes written to this memory 27system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory 28system.physmem.bytes_written::cpu1.data 3012136 # Number of bytes written to this memory 29system.physmem.bytes_written::total 7309968 # Number of bytes written to this memory 30system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory 31system.physmem.num_reads::cpu0.dtb.walker 12 # Number of read requests responded to by this memory 32system.physmem.num_reads::cpu0.itb.walker 3 # Number of read requests responded to by this memory 33system.physmem.num_reads::cpu0.inst 6192 # Number of read requests responded to by this memory 34system.physmem.num_reads::cpu0.data 68563 # Number of read requests responded to by this memory 35system.physmem.num_reads::cpu1.dtb.walker 17 # Number of read requests responded to by this memory 36system.physmem.num_reads::cpu1.inst 6649 # Number of read requests responded to by this memory 37system.physmem.num_reads::cpu1.data 82095 # Number of read requests responded to by this memory 38system.physmem.num_reads::total 15302347 # Number of read requests responded to by this memory 39system.physmem.num_writes::writebacks 66888 # Number of write requests responded to by this memory 40system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory 41system.physmem.num_writes::cpu1.data 753034 # Number of write requests responded to by this memory 42system.physmem.num_writes::total 824172 # Number of write requests responded to by this memory 43system.physmem.bw_read::realview.clcd 46523977 # Total read bandwidth from this memory (bytes/s) 44system.physmem.bw_read::cpu0.dtb.walker 295 # Total read bandwidth from this memory (bytes/s) 45system.physmem.bw_read::cpu0.itb.walker 74 # Total read bandwidth from this memory (bytes/s) 46system.physmem.bw_read::cpu0.inst 152232 # Total read bandwidth from this memory (bytes/s) 47system.physmem.bw_read::cpu0.data 1683865 # Total read bandwidth from this memory (bytes/s) 48system.physmem.bw_read::cpu1.dtb.walker 418 # Total read bandwidth from this memory (bytes/s) 49system.physmem.bw_read::cpu1.inst 163467 # Total read bandwidth from this memory (bytes/s) 50system.physmem.bw_read::cpu1.data 2017682 # Total read bandwidth from this memory (bytes/s) 51system.physmem.bw_read::total 50542010 # Total read bandwidth from this memory (bytes/s) 52system.physmem.bw_inst_read::cpu0.inst 152232 # Instruction read bandwidth from this memory (bytes/s) 53system.physmem.bw_inst_read::cpu1.inst 163467 # Instruction read bandwidth from this memory (bytes/s) 54system.physmem.bw_inst_read::total 315699 # Instruction read bandwidth from this memory (bytes/s) 55system.physmem.bw_write::writebacks 1644459 # Write bandwidth from this memory (bytes/s) 56system.physmem.bw_write::cpu0.data 6530 # Write bandwidth from this memory (bytes/s) 57system.physmem.bw_write::cpu1.data 1157096 # Write bandwidth from this memory (bytes/s) 58system.physmem.bw_write::total 2808086 # Write bandwidth from this memory (bytes/s) 59system.physmem.bw_total::writebacks 1644459 # Total bandwidth to/from this memory (bytes/s) 60system.physmem.bw_total::realview.clcd 46523977 # Total bandwidth to/from this memory (bytes/s) 61system.physmem.bw_total::cpu0.dtb.walker 295 # Total bandwidth to/from this memory (bytes/s) 62system.physmem.bw_total::cpu0.itb.walker 74 # Total bandwidth to/from this memory (bytes/s) 63system.physmem.bw_total::cpu0.inst 152232 # Total bandwidth to/from this memory (bytes/s) 64system.physmem.bw_total::cpu0.data 1690395 # Total bandwidth to/from this memory (bytes/s) 65system.physmem.bw_total::cpu1.dtb.walker 418 # Total bandwidth to/from this memory (bytes/s) 66system.physmem.bw_total::cpu1.inst 163467 # Total bandwidth to/from this memory (bytes/s) 67system.physmem.bw_total::cpu1.data 3174778 # Total bandwidth to/from this memory (bytes/s) 68system.physmem.bw_total::total 53350096 # Total bandwidth to/from this memory (bytes/s) 69system.physmem.readReqs 15302347 # Total number of read requests seen 70system.physmem.writeReqs 824172 # Total number of write requests seen 71system.physmem.cpureqs 284728 # Reqs generatd by CPU via cache - shady 72system.physmem.bytesRead 979350208 # Total number of bytes read from memory 73system.physmem.bytesWritten 52747008 # Total number of bytes written to memory 74system.physmem.bytesConsumedRd 131570212 # bytesRead derated as per pkt->getSize() 75system.physmem.bytesConsumedWr 7309968 # bytesWritten derated as per pkt->getSize() 76system.physmem.servicedByWrQ 346 # Number of read reqs serviced by write Q 77system.physmem.neitherReadNorWrite 14078 # Reqs where no action is needed 78system.physmem.perBankRdReqs::0 956479 # Track reads on a per bank basis 79system.physmem.perBankRdReqs::1 956691 # Track reads on a per bank basis 80system.physmem.perBankRdReqs::2 956370 # Track reads on a per bank basis 81system.physmem.perBankRdReqs::3 956557 # Track reads on a per bank basis 82system.physmem.perBankRdReqs::4 956475 # Track reads on a per bank basis 83system.physmem.perBankRdReqs::5 956110 # Track reads on a per bank basis 84system.physmem.perBankRdReqs::6 955970 # Track reads on a per bank basis 85system.physmem.perBankRdReqs::7 956102 # Track reads on a per bank basis 86system.physmem.perBankRdReqs::8 956952 # Track reads on a per bank basis 87system.physmem.perBankRdReqs::9 956364 # Track reads on a per bank basis 88system.physmem.perBankRdReqs::10 956322 # Track reads on a per bank basis 89system.physmem.perBankRdReqs::11 956651 # Track reads on a per bank basis 90system.physmem.perBankRdReqs::12 956317 # Track reads on a per bank basis 91system.physmem.perBankRdReqs::13 956502 # Track reads on a per bank basis 92system.physmem.perBankRdReqs::14 956203 # Track reads on a per bank basis 93system.physmem.perBankRdReqs::15 955936 # Track reads on a per bank basis 94system.physmem.perBankWrReqs::0 50835 # Track writes on a per bank basis 95system.physmem.perBankWrReqs::1 51032 # Track writes on a per bank basis 96system.physmem.perBankWrReqs::2 50766 # Track writes on a per bank basis 97system.physmem.perBankWrReqs::3 50996 # Track writes on a per bank basis 98system.physmem.perBankWrReqs::4 51864 # Track writes on a per bank basis 99system.physmem.perBankWrReqs::5 51588 # Track writes on a per bank basis 100system.physmem.perBankWrReqs::6 51454 # Track writes on a per bank basis 101system.physmem.perBankWrReqs::7 51566 # Track writes on a per bank basis 102system.physmem.perBankWrReqs::8 52101 # Track writes on a per bank basis 103system.physmem.perBankWrReqs::9 51797 # Track writes on a per bank basis 104system.physmem.perBankWrReqs::10 51588 # Track writes on a per bank basis 105system.physmem.perBankWrReqs::11 51821 # Track writes on a per bank basis 106system.physmem.perBankWrReqs::12 51736 # Track writes on a per bank basis 107system.physmem.perBankWrReqs::13 51833 # Track writes on a per bank basis 108system.physmem.perBankWrReqs::14 51672 # Track writes on a per bank basis 109system.physmem.perBankWrReqs::15 51523 # Track writes on a per bank basis 110system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 111system.physmem.numWrRetry 1182222 # Number of times wr buffer was full causing retry 112system.physmem.totGap 2603183939000 # Total gap between requests 113system.physmem.readPktSize::0 0 # Categorize read packet sizes 114system.physmem.readPktSize::1 0 # Categorize read packet sizes 115system.physmem.readPktSize::2 105 # Categorize read packet sizes 116system.physmem.readPktSize::3 15138816 # Categorize read packet sizes 117system.physmem.readPktSize::4 0 # Categorize read packet sizes 118system.physmem.readPktSize::5 0 # Categorize read packet sizes 119system.physmem.readPktSize::6 163426 # Categorize read packet sizes 120system.physmem.readPktSize::7 0 # Categorize read packet sizes 121system.physmem.readPktSize::8 0 # Categorize read packet sizes 122system.physmem.writePktSize::0 0 # categorize write packet sizes 123system.physmem.writePktSize::1 0 # categorize write packet sizes 124system.physmem.writePktSize::2 1939506 # categorize write packet sizes 125system.physmem.writePktSize::3 0 # categorize write packet sizes 126system.physmem.writePktSize::4 0 # categorize write packet sizes 127system.physmem.writePktSize::5 0 # categorize write packet sizes 128system.physmem.writePktSize::6 66888 # categorize write packet sizes 129system.physmem.writePktSize::7 0 # categorize write packet sizes 130system.physmem.writePktSize::8 0 # categorize write packet sizes 131system.physmem.neitherpktsize::0 0 # categorize neither packet sizes 132system.physmem.neitherpktsize::1 0 # categorize neither packet sizes 133system.physmem.neitherpktsize::2 0 # categorize neither packet sizes 134system.physmem.neitherpktsize::3 0 # categorize neither packet sizes 135system.physmem.neitherpktsize::4 0 # categorize neither packet sizes 136system.physmem.neitherpktsize::5 0 # categorize neither packet sizes 137system.physmem.neitherpktsize::6 14078 # categorize neither packet sizes 138system.physmem.neitherpktsize::7 0 # categorize neither packet sizes 139system.physmem.neitherpktsize::8 0 # categorize neither packet sizes 140system.physmem.rdQLenPdf::0 1062295 # What read queue length does an incoming req see 141system.physmem.rdQLenPdf::1 996413 # What read queue length does an incoming req see 142system.physmem.rdQLenPdf::2 951405 # What read queue length does an incoming req see 143system.physmem.rdQLenPdf::3 986255 # What read queue length does an incoming req see 144system.physmem.rdQLenPdf::4 2765519 # What read queue length does an incoming req see 145system.physmem.rdQLenPdf::5 2772335 # What read queue length does an incoming req see 146system.physmem.rdQLenPdf::6 5446641 # What read queue length does an incoming req see 147system.physmem.rdQLenPdf::7 44668 # What read queue length does an incoming req see 148system.physmem.rdQLenPdf::8 31245 # What read queue length does an incoming req see 149system.physmem.rdQLenPdf::9 30881 # What read queue length does an incoming req see 150system.physmem.rdQLenPdf::10 30868 # What read queue length does an incoming req see 151system.physmem.rdQLenPdf::11 58473 # What read queue length does an incoming req see 152system.physmem.rdQLenPdf::12 38578 # What read queue length does an incoming req see 153system.physmem.rdQLenPdf::13 65793 # What read queue length does an incoming req see 154system.physmem.rdQLenPdf::14 17450 # What read queue length does an incoming req see 155system.physmem.rdQLenPdf::15 3001 # What read queue length does an incoming req see 156system.physmem.rdQLenPdf::16 140 # What read queue length does an incoming req see 157system.physmem.rdQLenPdf::17 33 # What read queue length does an incoming req see 158system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see 159system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see 160system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 161system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 162system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 163system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 164system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 165system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 166system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 167system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 168system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 169system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 170system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 171system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 172system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see 173system.physmem.wrQLenPdf::0 3151 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::1 3270 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::2 3380 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::3 3476 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::4 3611 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::5 3812 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::6 4018 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::7 4199 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::8 4366 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::9 35834 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::10 35834 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::11 35834 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::12 35834 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::13 35833 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::14 35833 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::15 35833 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::16 35833 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::17 35833 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::18 35833 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::19 35833 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::20 35833 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::21 35833 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::22 35833 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::23 32683 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::24 32564 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::25 32454 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::26 32358 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::27 32223 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::28 32022 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::29 31816 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::30 31635 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::31 31468 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 206system.physmem.totQLat 332610890470 # Total cycles spent in queuing delays 207system.physmem.totMemAccLat 410507230470 # Sum of mem lat for all requests 208system.physmem.totBusLat 61208004000 # Total cycles spent in databus access 209system.physmem.totBankLat 16688336000 # Total cycles spent in bank access 210system.physmem.avgQLat 21736.43 # Average queueing delay per request 211system.physmem.avgBankLat 1090.60 # Average bank access latency per request 212system.physmem.avgBusLat 4000.00 # Average bus latency per request 213system.physmem.avgMemAccLat 26827.03 # Average memory access latency 214system.physmem.avgRdBW 376.21 # Average achieved read bandwidth in MB/s 215system.physmem.avgWrBW 20.26 # Average achieved write bandwidth in MB/s 216system.physmem.avgConsumedRdBW 50.54 # Average consumed read bandwidth in MB/s 217system.physmem.avgConsumedWrBW 2.81 # Average consumed write bandwidth in MB/s 218system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s 219system.physmem.busUtil 2.48 # Data bus utilization in percentage 220system.physmem.avgRdQLen 0.16 # Average read queue length over time 221system.physmem.avgWrQLen 12.97 # Average write queue length over time 222system.physmem.readRowHits 15255805 # Number of row buffer hits during reads 223system.physmem.writeRowHits 789541 # Number of row buffer hits during writes 224system.physmem.readRowHitRate 99.70 # Row buffer hit rate for reads 225system.physmem.writeRowHitRate 95.80 # Row buffer hit rate for writes 226system.physmem.avgGap 161422.56 # Average gap between requests 227system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory 228system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory 229system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory 230system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory 231system.realview.nvmem.bytes_inst_read::cpu1.inst 384 # Number of instructions bytes read from this memory 232system.realview.nvmem.bytes_inst_read::total 448 # Number of instructions bytes read from this memory 233system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory 234system.realview.nvmem.num_reads::cpu1.inst 6 # Number of read requests responded to by this memory 235system.realview.nvmem.num_reads::total 7 # Number of read requests responded to by this memory 236system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s) 237system.realview.nvmem.bw_read::cpu1.inst 148 # Total read bandwidth from this memory (bytes/s) 238system.realview.nvmem.bw_read::total 172 # Total read bandwidth from this memory (bytes/s) 239system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s) 240system.realview.nvmem.bw_inst_read::cpu1.inst 148 # Instruction read bandwidth from this memory (bytes/s) 241system.realview.nvmem.bw_inst_read::total 172 # Instruction read bandwidth from this memory (bytes/s) 242system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s) 243system.realview.nvmem.bw_total::cpu1.inst 148 # Total bandwidth to/from this memory (bytes/s) 244system.realview.nvmem.bw_total::total 172 # Total bandwidth to/from this memory (bytes/s) 245system.l2c.replacements 73139 # number of replacements 246system.l2c.tagsinuse 53098.784053 # Cycle average of tags in use 247system.l2c.total_refs 1903330 # Total number of references to valid blocks. 248system.l2c.sampled_refs 138315 # Sample count of references to valid blocks. 249system.l2c.avg_refs 13.760836 # Average number of references to valid blocks. 250system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. 251system.l2c.occ_blocks::writebacks 37803.409303 # Average occupied blocks per requestor 252system.l2c.occ_blocks::cpu0.dtb.walker 5.317240 # Average occupied blocks per requestor 253system.l2c.occ_blocks::cpu0.itb.walker 0.004373 # Average occupied blocks per requestor 254system.l2c.occ_blocks::cpu0.inst 4191.158517 # Average occupied blocks per requestor 255system.l2c.occ_blocks::cpu0.data 2951.048787 # Average occupied blocks per requestor 256system.l2c.occ_blocks::cpu1.dtb.walker 13.024682 # Average occupied blocks per requestor 257system.l2c.occ_blocks::cpu1.inst 4037.185847 # Average occupied blocks per requestor 258system.l2c.occ_blocks::cpu1.data 4097.635305 # Average occupied blocks per requestor 259system.l2c.occ_percent::writebacks 0.576834 # Average percentage of cache occupancy 260system.l2c.occ_percent::cpu0.dtb.walker 0.000081 # Average percentage of cache occupancy 261system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy 262system.l2c.occ_percent::cpu0.inst 0.063952 # Average percentage of cache occupancy 263system.l2c.occ_percent::cpu0.data 0.045029 # Average percentage of cache occupancy 264system.l2c.occ_percent::cpu1.dtb.walker 0.000199 # Average percentage of cache occupancy 265system.l2c.occ_percent::cpu1.inst 0.061603 # Average percentage of cache occupancy 266system.l2c.occ_percent::cpu1.data 0.062525 # Average percentage of cache occupancy 267system.l2c.occ_percent::total 0.810223 # Average percentage of cache occupancy 268system.l2c.ReadReq_hits::cpu0.dtb.walker 33629 # number of ReadReq hits 269system.l2c.ReadReq_hits::cpu0.itb.walker 4816 # number of ReadReq hits 270system.l2c.ReadReq_hits::cpu0.inst 393434 # number of ReadReq hits 271system.l2c.ReadReq_hits::cpu0.data 165508 # number of ReadReq hits 272system.l2c.ReadReq_hits::cpu1.dtb.walker 53340 # number of ReadReq hits 273system.l2c.ReadReq_hits::cpu1.itb.walker 6018 # number of ReadReq hits 274system.l2c.ReadReq_hits::cpu1.inst 607751 # number of ReadReq hits 275system.l2c.ReadReq_hits::cpu1.data 201341 # number of ReadReq hits 276system.l2c.ReadReq_hits::total 1465837 # number of ReadReq hits 277system.l2c.Writeback_hits::writebacks 582635 # number of Writeback hits 278system.l2c.Writeback_hits::total 582635 # number of Writeback hits 279system.l2c.UpgradeReq_hits::cpu0.data 1118 # number of UpgradeReq hits 280system.l2c.UpgradeReq_hits::cpu1.data 732 # number of UpgradeReq hits 281system.l2c.UpgradeReq_hits::total 1850 # number of UpgradeReq hits 282system.l2c.SCUpgradeReq_hits::cpu0.data 212 # number of SCUpgradeReq hits 283system.l2c.SCUpgradeReq_hits::cpu1.data 159 # number of SCUpgradeReq hits 284system.l2c.SCUpgradeReq_hits::total 371 # number of SCUpgradeReq hits 285system.l2c.ReadExReq_hits::cpu0.data 47631 # number of ReadExReq hits 286system.l2c.ReadExReq_hits::cpu1.data 59120 # number of ReadExReq hits 287system.l2c.ReadExReq_hits::total 106751 # number of ReadExReq hits 288system.l2c.demand_hits::cpu0.dtb.walker 33629 # number of demand (read+write) hits 289system.l2c.demand_hits::cpu0.itb.walker 4816 # number of demand (read+write) hits 290system.l2c.demand_hits::cpu0.inst 393434 # number of demand (read+write) hits 291system.l2c.demand_hits::cpu0.data 213139 # number of demand (read+write) hits 292system.l2c.demand_hits::cpu1.dtb.walker 53340 # number of demand (read+write) hits 293system.l2c.demand_hits::cpu1.itb.walker 6018 # number of demand (read+write) hits 294system.l2c.demand_hits::cpu1.inst 607751 # number of demand (read+write) hits 295system.l2c.demand_hits::cpu1.data 260461 # number of demand (read+write) hits 296system.l2c.demand_hits::total 1572588 # number of demand (read+write) hits 297system.l2c.overall_hits::cpu0.dtb.walker 33629 # number of overall hits 298system.l2c.overall_hits::cpu0.itb.walker 4816 # number of overall hits 299system.l2c.overall_hits::cpu0.inst 393434 # number of overall hits 300system.l2c.overall_hits::cpu0.data 213139 # number of overall hits 301system.l2c.overall_hits::cpu1.dtb.walker 53340 # number of overall hits 302system.l2c.overall_hits::cpu1.itb.walker 6018 # number of overall hits 303system.l2c.overall_hits::cpu1.inst 607751 # number of overall hits 304system.l2c.overall_hits::cpu1.data 260461 # number of overall hits 305system.l2c.overall_hits::total 1572588 # number of overall hits 306system.l2c.ReadReq_misses::cpu0.dtb.walker 12 # number of ReadReq misses 307system.l2c.ReadReq_misses::cpu0.itb.walker 3 # number of ReadReq misses 308system.l2c.ReadReq_misses::cpu0.inst 6072 # number of ReadReq misses 309system.l2c.ReadReq_misses::cpu0.data 6358 # number of ReadReq misses 310system.l2c.ReadReq_misses::cpu1.dtb.walker 17 # number of ReadReq misses 311system.l2c.ReadReq_misses::cpu1.inst 6613 # number of ReadReq misses 312system.l2c.ReadReq_misses::cpu1.data 6308 # number of ReadReq misses 313system.l2c.ReadReq_misses::total 25383 # number of ReadReq misses 314system.l2c.UpgradeReq_misses::cpu0.data 5670 # number of UpgradeReq misses 315system.l2c.UpgradeReq_misses::cpu1.data 4365 # number of UpgradeReq misses 316system.l2c.UpgradeReq_misses::total 10035 # number of UpgradeReq misses 317system.l2c.SCUpgradeReq_misses::cpu0.data 766 # number of SCUpgradeReq misses 318system.l2c.SCUpgradeReq_misses::cpu1.data 584 # number of SCUpgradeReq misses 319system.l2c.SCUpgradeReq_misses::total 1350 # number of SCUpgradeReq misses 320system.l2c.ReadExReq_misses::cpu0.data 63604 # number of ReadExReq misses 321system.l2c.ReadExReq_misses::cpu1.data 77038 # number of ReadExReq misses 322system.l2c.ReadExReq_misses::total 140642 # number of ReadExReq misses 323system.l2c.demand_misses::cpu0.dtb.walker 12 # number of demand (read+write) misses 324system.l2c.demand_misses::cpu0.itb.walker 3 # number of demand (read+write) misses 325system.l2c.demand_misses::cpu0.inst 6072 # number of demand (read+write) misses 326system.l2c.demand_misses::cpu0.data 69962 # number of demand (read+write) misses 327system.l2c.demand_misses::cpu1.dtb.walker 17 # number of demand (read+write) misses 328system.l2c.demand_misses::cpu1.inst 6613 # number of demand (read+write) misses 329system.l2c.demand_misses::cpu1.data 83346 # number of demand (read+write) misses 330system.l2c.demand_misses::total 166025 # number of demand (read+write) misses 331system.l2c.overall_misses::cpu0.dtb.walker 12 # number of overall misses 332system.l2c.overall_misses::cpu0.itb.walker 3 # number of overall misses 333system.l2c.overall_misses::cpu0.inst 6072 # number of overall misses 334system.l2c.overall_misses::cpu0.data 69962 # number of overall misses 335system.l2c.overall_misses::cpu1.dtb.walker 17 # number of overall misses 336system.l2c.overall_misses::cpu1.inst 6613 # number of overall misses 337system.l2c.overall_misses::cpu1.data 83346 # number of overall misses 338system.l2c.overall_misses::total 166025 # number of overall misses 339system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 932000 # number of ReadReq miss cycles 340system.l2c.ReadReq_miss_latency::cpu0.itb.walker 187000 # number of ReadReq miss cycles 341system.l2c.ReadReq_miss_latency::cpu0.inst 315446500 # number of ReadReq miss cycles 342system.l2c.ReadReq_miss_latency::cpu0.data 349611000 # number of ReadReq miss cycles 343system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1169000 # number of ReadReq miss cycles 344system.l2c.ReadReq_miss_latency::cpu1.inst 361021000 # number of ReadReq miss cycles 345system.l2c.ReadReq_miss_latency::cpu1.data 360243500 # number of ReadReq miss cycles 346system.l2c.ReadReq_miss_latency::total 1388610000 # number of ReadReq miss cycles 347system.l2c.UpgradeReq_miss_latency::cpu0.data 8984984 # number of UpgradeReq miss cycles 348system.l2c.UpgradeReq_miss_latency::cpu1.data 11919000 # number of UpgradeReq miss cycles 349system.l2c.UpgradeReq_miss_latency::total 20903984 # number of UpgradeReq miss cycles 350system.l2c.SCUpgradeReq_miss_latency::cpu0.data 502500 # number of SCUpgradeReq miss cycles 351system.l2c.SCUpgradeReq_miss_latency::cpu1.data 3000500 # number of SCUpgradeReq miss cycles 352system.l2c.SCUpgradeReq_miss_latency::total 3503000 # number of SCUpgradeReq miss cycles 353system.l2c.ReadExReq_miss_latency::cpu0.data 3132047991 # number of ReadExReq miss cycles 354system.l2c.ReadExReq_miss_latency::cpu1.data 4232582992 # number of ReadExReq miss cycles 355system.l2c.ReadExReq_miss_latency::total 7364630983 # number of ReadExReq miss cycles 356system.l2c.demand_miss_latency::cpu0.dtb.walker 932000 # number of demand (read+write) miss cycles 357system.l2c.demand_miss_latency::cpu0.itb.walker 187000 # number of demand (read+write) miss cycles 358system.l2c.demand_miss_latency::cpu0.inst 315446500 # number of demand (read+write) miss cycles 359system.l2c.demand_miss_latency::cpu0.data 3481658991 # number of demand (read+write) miss cycles 360system.l2c.demand_miss_latency::cpu1.dtb.walker 1169000 # number of demand (read+write) miss cycles 361system.l2c.demand_miss_latency::cpu1.inst 361021000 # number of demand (read+write) miss cycles 362system.l2c.demand_miss_latency::cpu1.data 4592826492 # number of demand (read+write) miss cycles 363system.l2c.demand_miss_latency::total 8753240983 # number of demand (read+write) miss cycles 364system.l2c.overall_miss_latency::cpu0.dtb.walker 932000 # number of overall miss cycles 365system.l2c.overall_miss_latency::cpu0.itb.walker 187000 # number of overall miss cycles 366system.l2c.overall_miss_latency::cpu0.inst 315446500 # number of overall miss cycles 367system.l2c.overall_miss_latency::cpu0.data 3481658991 # number of overall miss cycles 368system.l2c.overall_miss_latency::cpu1.dtb.walker 1169000 # number of overall miss cycles 369system.l2c.overall_miss_latency::cpu1.inst 361021000 # number of overall miss cycles 370system.l2c.overall_miss_latency::cpu1.data 4592826492 # number of overall miss cycles 371system.l2c.overall_miss_latency::total 8753240983 # number of overall miss cycles 372system.l2c.ReadReq_accesses::cpu0.dtb.walker 33641 # number of ReadReq accesses(hits+misses) 373system.l2c.ReadReq_accesses::cpu0.itb.walker 4819 # number of ReadReq accesses(hits+misses) 374system.l2c.ReadReq_accesses::cpu0.inst 399506 # number of ReadReq accesses(hits+misses) 375system.l2c.ReadReq_accesses::cpu0.data 171866 # number of ReadReq accesses(hits+misses) 376system.l2c.ReadReq_accesses::cpu1.dtb.walker 53357 # number of ReadReq accesses(hits+misses) 377system.l2c.ReadReq_accesses::cpu1.itb.walker 6018 # number of ReadReq accesses(hits+misses) 378system.l2c.ReadReq_accesses::cpu1.inst 614364 # number of ReadReq accesses(hits+misses) 379system.l2c.ReadReq_accesses::cpu1.data 207649 # number of ReadReq accesses(hits+misses) 380system.l2c.ReadReq_accesses::total 1491220 # number of ReadReq accesses(hits+misses) 381system.l2c.Writeback_accesses::writebacks 582635 # number of Writeback accesses(hits+misses) 382system.l2c.Writeback_accesses::total 582635 # number of Writeback accesses(hits+misses) 383system.l2c.UpgradeReq_accesses::cpu0.data 6788 # number of UpgradeReq accesses(hits+misses) 384system.l2c.UpgradeReq_accesses::cpu1.data 5097 # number of UpgradeReq accesses(hits+misses) 385system.l2c.UpgradeReq_accesses::total 11885 # number of UpgradeReq accesses(hits+misses) 386system.l2c.SCUpgradeReq_accesses::cpu0.data 978 # number of SCUpgradeReq accesses(hits+misses) 387system.l2c.SCUpgradeReq_accesses::cpu1.data 743 # number of SCUpgradeReq accesses(hits+misses) 388system.l2c.SCUpgradeReq_accesses::total 1721 # number of SCUpgradeReq accesses(hits+misses) 389system.l2c.ReadExReq_accesses::cpu0.data 111235 # number of ReadExReq accesses(hits+misses) 390system.l2c.ReadExReq_accesses::cpu1.data 136158 # number of ReadExReq accesses(hits+misses) 391system.l2c.ReadExReq_accesses::total 247393 # number of ReadExReq accesses(hits+misses) 392system.l2c.demand_accesses::cpu0.dtb.walker 33641 # number of demand (read+write) accesses 393system.l2c.demand_accesses::cpu0.itb.walker 4819 # number of demand (read+write) accesses 394system.l2c.demand_accesses::cpu0.inst 399506 # number of demand (read+write) accesses 395system.l2c.demand_accesses::cpu0.data 283101 # number of demand (read+write) accesses 396system.l2c.demand_accesses::cpu1.dtb.walker 53357 # number of demand (read+write) accesses 397system.l2c.demand_accesses::cpu1.itb.walker 6018 # number of demand (read+write) accesses 398system.l2c.demand_accesses::cpu1.inst 614364 # number of demand (read+write) accesses 399system.l2c.demand_accesses::cpu1.data 343807 # number of demand (read+write) accesses 400system.l2c.demand_accesses::total 1738613 # number of demand (read+write) accesses 401system.l2c.overall_accesses::cpu0.dtb.walker 33641 # number of overall (read+write) accesses 402system.l2c.overall_accesses::cpu0.itb.walker 4819 # number of overall (read+write) accesses 403system.l2c.overall_accesses::cpu0.inst 399506 # number of overall (read+write) accesses 404system.l2c.overall_accesses::cpu0.data 283101 # number of overall (read+write) accesses 405system.l2c.overall_accesses::cpu1.dtb.walker 53357 # number of overall (read+write) accesses 406system.l2c.overall_accesses::cpu1.itb.walker 6018 # number of overall (read+write) accesses 407system.l2c.overall_accesses::cpu1.inst 614364 # number of overall (read+write) accesses 408system.l2c.overall_accesses::cpu1.data 343807 # number of overall (read+write) accesses 409system.l2c.overall_accesses::total 1738613 # number of overall (read+write) accesses 410system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000357 # miss rate for ReadReq accesses 411system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000623 # miss rate for ReadReq accesses 412system.l2c.ReadReq_miss_rate::cpu0.inst 0.015199 # miss rate for ReadReq accesses 413system.l2c.ReadReq_miss_rate::cpu0.data 0.036994 # miss rate for ReadReq accesses 414system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for ReadReq accesses 415system.l2c.ReadReq_miss_rate::cpu1.inst 0.010764 # miss rate for ReadReq accesses 416system.l2c.ReadReq_miss_rate::cpu1.data 0.030378 # miss rate for ReadReq accesses 417system.l2c.ReadReq_miss_rate::total 0.017022 # miss rate for ReadReq accesses 418system.l2c.UpgradeReq_miss_rate::cpu0.data 0.835298 # miss rate for UpgradeReq accesses 419system.l2c.UpgradeReq_miss_rate::cpu1.data 0.856386 # miss rate for UpgradeReq accesses 420system.l2c.UpgradeReq_miss_rate::total 0.844342 # miss rate for UpgradeReq accesses 421system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.783231 # miss rate for SCUpgradeReq accesses 422system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.786003 # miss rate for SCUpgradeReq accesses 423system.l2c.SCUpgradeReq_miss_rate::total 0.784428 # miss rate for SCUpgradeReq accesses 424system.l2c.ReadExReq_miss_rate::cpu0.data 0.571798 # miss rate for ReadExReq accesses 425system.l2c.ReadExReq_miss_rate::cpu1.data 0.565799 # miss rate for ReadExReq accesses 426system.l2c.ReadExReq_miss_rate::total 0.568496 # miss rate for ReadExReq accesses 427system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000357 # miss rate for demand accesses 428system.l2c.demand_miss_rate::cpu0.itb.walker 0.000623 # miss rate for demand accesses 429system.l2c.demand_miss_rate::cpu0.inst 0.015199 # miss rate for demand accesses 430system.l2c.demand_miss_rate::cpu0.data 0.247127 # miss rate for demand accesses 431system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for demand accesses 432system.l2c.demand_miss_rate::cpu1.inst 0.010764 # miss rate for demand accesses 433system.l2c.demand_miss_rate::cpu1.data 0.242421 # miss rate for demand accesses 434system.l2c.demand_miss_rate::total 0.095493 # miss rate for demand accesses 435system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000357 # miss rate for overall accesses 436system.l2c.overall_miss_rate::cpu0.itb.walker 0.000623 # miss rate for overall accesses 437system.l2c.overall_miss_rate::cpu0.inst 0.015199 # miss rate for overall accesses 438system.l2c.overall_miss_rate::cpu0.data 0.247127 # miss rate for overall accesses 439system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for overall accesses 440system.l2c.overall_miss_rate::cpu1.inst 0.010764 # miss rate for overall accesses 441system.l2c.overall_miss_rate::cpu1.data 0.242421 # miss rate for overall accesses 442system.l2c.overall_miss_rate::total 0.095493 # miss rate for overall accesses 443system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 77666.666667 # average ReadReq miss latency 444system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 62333.333333 # average ReadReq miss latency 445system.l2c.ReadReq_avg_miss_latency::cpu0.inst 51951.004611 # average ReadReq miss latency 446system.l2c.ReadReq_avg_miss_latency::cpu0.data 54987.574709 # average ReadReq miss latency 447system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 68764.705882 # average ReadReq miss latency 448system.l2c.ReadReq_avg_miss_latency::cpu1.inst 54592.620596 # average ReadReq miss latency 449system.l2c.ReadReq_avg_miss_latency::cpu1.data 57108.988586 # average ReadReq miss latency 450system.l2c.ReadReq_avg_miss_latency::total 54706.299492 # average ReadReq miss latency 451system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1584.653263 # average UpgradeReq miss latency 452system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2730.584192 # average UpgradeReq miss latency 453system.l2c.UpgradeReq_avg_miss_latency::total 2083.107524 # average UpgradeReq miss latency 454system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 656.005222 # average SCUpgradeReq miss latency 455system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5137.842466 # average SCUpgradeReq miss latency 456system.l2c.SCUpgradeReq_avg_miss_latency::total 2594.814815 # average SCUpgradeReq miss latency 457system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49242.940554 # average ReadExReq miss latency 458system.l2c.ReadExReq_avg_miss_latency::cpu1.data 54941.496301 # average ReadExReq miss latency 459system.l2c.ReadExReq_avg_miss_latency::total 52364.378941 # average ReadExReq miss latency 460system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 77666.666667 # average overall miss latency 461system.l2c.demand_avg_miss_latency::cpu0.itb.walker 62333.333333 # average overall miss latency 462system.l2c.demand_avg_miss_latency::cpu0.inst 51951.004611 # average overall miss latency 463system.l2c.demand_avg_miss_latency::cpu0.data 49765.000872 # average overall miss latency 464system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 68764.705882 # average overall miss latency 465system.l2c.demand_avg_miss_latency::cpu1.inst 54592.620596 # average overall miss latency 466system.l2c.demand_avg_miss_latency::cpu1.data 55105.541862 # average overall miss latency 467system.l2c.demand_avg_miss_latency::total 52722.427243 # average overall miss latency 468system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 77666.666667 # average overall miss latency 469system.l2c.overall_avg_miss_latency::cpu0.itb.walker 62333.333333 # average overall miss latency 470system.l2c.overall_avg_miss_latency::cpu0.inst 51951.004611 # average overall miss latency 471system.l2c.overall_avg_miss_latency::cpu0.data 49765.000872 # average overall miss latency 472system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 68764.705882 # average overall miss latency 473system.l2c.overall_avg_miss_latency::cpu1.inst 54592.620596 # average overall miss latency 474system.l2c.overall_avg_miss_latency::cpu1.data 55105.541862 # average overall miss latency 475system.l2c.overall_avg_miss_latency::total 52722.427243 # average overall miss latency 476system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 477system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 478system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 479system.l2c.blocked::no_targets 0 # number of cycles access was blocked 480system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 481system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 482system.l2c.fast_writes 0 # number of fast writes performed 483system.l2c.cache_copies 0 # number of cache copies performed 484system.l2c.writebacks::writebacks 66888 # number of writebacks 485system.l2c.writebacks::total 66888 # number of writebacks 486system.l2c.ReadReq_mshr_hits::cpu0.inst 4 # number of ReadReq MSHR hits 487system.l2c.ReadReq_mshr_hits::cpu0.data 38 # number of ReadReq MSHR hits 488system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits 489system.l2c.ReadReq_mshr_hits::cpu1.data 24 # number of ReadReq MSHR hits 490system.l2c.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits 491system.l2c.demand_mshr_hits::cpu0.inst 4 # number of demand (read+write) MSHR hits 492system.l2c.demand_mshr_hits::cpu0.data 38 # number of demand (read+write) MSHR hits 493system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits 494system.l2c.demand_mshr_hits::cpu1.data 24 # number of demand (read+write) MSHR hits 495system.l2c.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits 496system.l2c.overall_mshr_hits::cpu0.inst 4 # number of overall MSHR hits 497system.l2c.overall_mshr_hits::cpu0.data 38 # number of overall MSHR hits 498system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits 499system.l2c.overall_mshr_hits::cpu1.data 24 # number of overall MSHR hits 500system.l2c.overall_mshr_hits::total 73 # number of overall MSHR hits 501system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 12 # number of ReadReq MSHR misses 502system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 3 # number of ReadReq MSHR misses 503system.l2c.ReadReq_mshr_misses::cpu0.inst 6068 # number of ReadReq MSHR misses 504system.l2c.ReadReq_mshr_misses::cpu0.data 6320 # number of ReadReq MSHR misses 505system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 17 # number of ReadReq MSHR misses 506system.l2c.ReadReq_mshr_misses::cpu1.inst 6606 # number of ReadReq MSHR misses 507system.l2c.ReadReq_mshr_misses::cpu1.data 6284 # number of ReadReq MSHR misses 508system.l2c.ReadReq_mshr_misses::total 25310 # number of ReadReq MSHR misses 509system.l2c.UpgradeReq_mshr_misses::cpu0.data 5670 # number of UpgradeReq MSHR misses 510system.l2c.UpgradeReq_mshr_misses::cpu1.data 4365 # number of UpgradeReq MSHR misses 511system.l2c.UpgradeReq_mshr_misses::total 10035 # number of UpgradeReq MSHR misses 512system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 766 # number of SCUpgradeReq MSHR misses 513system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 584 # number of SCUpgradeReq MSHR misses 514system.l2c.SCUpgradeReq_mshr_misses::total 1350 # number of SCUpgradeReq MSHR misses 515system.l2c.ReadExReq_mshr_misses::cpu0.data 63604 # number of ReadExReq MSHR misses 516system.l2c.ReadExReq_mshr_misses::cpu1.data 77038 # number of ReadExReq MSHR misses 517system.l2c.ReadExReq_mshr_misses::total 140642 # number of ReadExReq MSHR misses 518system.l2c.demand_mshr_misses::cpu0.dtb.walker 12 # number of demand (read+write) MSHR misses 519system.l2c.demand_mshr_misses::cpu0.itb.walker 3 # number of demand (read+write) MSHR misses 520system.l2c.demand_mshr_misses::cpu0.inst 6068 # number of demand (read+write) MSHR misses 521system.l2c.demand_mshr_misses::cpu0.data 69924 # number of demand (read+write) MSHR misses 522system.l2c.demand_mshr_misses::cpu1.dtb.walker 17 # number of demand (read+write) MSHR misses 523system.l2c.demand_mshr_misses::cpu1.inst 6606 # number of demand (read+write) MSHR misses 524system.l2c.demand_mshr_misses::cpu1.data 83322 # number of demand (read+write) MSHR misses 525system.l2c.demand_mshr_misses::total 165952 # number of demand (read+write) MSHR misses 526system.l2c.overall_mshr_misses::cpu0.dtb.walker 12 # number of overall MSHR misses 527system.l2c.overall_mshr_misses::cpu0.itb.walker 3 # number of overall MSHR misses 528system.l2c.overall_mshr_misses::cpu0.inst 6068 # number of overall MSHR misses 529system.l2c.overall_mshr_misses::cpu0.data 69924 # number of overall MSHR misses 530system.l2c.overall_mshr_misses::cpu1.dtb.walker 17 # number of overall MSHR misses 531system.l2c.overall_mshr_misses::cpu1.inst 6606 # number of overall MSHR misses 532system.l2c.overall_mshr_misses::cpu1.data 83322 # number of overall MSHR misses 533system.l2c.overall_mshr_misses::total 165952 # number of overall MSHR misses 534system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 779021 # number of ReadReq MSHR miss cycles 535system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 149004 # number of ReadReq MSHR miss cycles 536system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 238620719 # number of ReadReq MSHR miss cycles 537system.l2c.ReadReq_mshr_miss_latency::cpu0.data 267423854 # number of ReadReq MSHR miss cycles 538system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 952034 # number of ReadReq MSHR miss cycles 539system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 277227882 # number of ReadReq MSHR miss cycles 540system.l2c.ReadReq_mshr_miss_latency::cpu1.data 279338276 # number of ReadReq MSHR miss cycles 541system.l2c.ReadReq_mshr_miss_latency::total 1064490790 # number of ReadReq MSHR miss cycles 542system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 57153439 # number of UpgradeReq MSHR miss cycles 543system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 44270770 # number of UpgradeReq MSHR miss cycles 544system.l2c.UpgradeReq_mshr_miss_latency::total 101424209 # number of UpgradeReq MSHR miss cycles 545system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7709241 # number of SCUpgradeReq MSHR miss cycles 546system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 5848580 # number of SCUpgradeReq MSHR miss cycles 547system.l2c.SCUpgradeReq_mshr_miss_latency::total 13557821 # number of SCUpgradeReq MSHR miss cycles 548system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2345272692 # number of ReadExReq MSHR miss cycles 549system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3275122771 # number of ReadExReq MSHR miss cycles 550system.l2c.ReadExReq_mshr_miss_latency::total 5620395463 # number of ReadExReq MSHR miss cycles 551system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 779021 # number of demand (read+write) MSHR miss cycles 552system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 149004 # number of demand (read+write) MSHR miss cycles 553system.l2c.demand_mshr_miss_latency::cpu0.inst 238620719 # number of demand (read+write) MSHR miss cycles 554system.l2c.demand_mshr_miss_latency::cpu0.data 2612696546 # number of demand (read+write) MSHR miss cycles 555system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 952034 # number of demand (read+write) MSHR miss cycles 556system.l2c.demand_mshr_miss_latency::cpu1.inst 277227882 # number of demand (read+write) MSHR miss cycles 557system.l2c.demand_mshr_miss_latency::cpu1.data 3554461047 # number of demand (read+write) MSHR miss cycles 558system.l2c.demand_mshr_miss_latency::total 6684886253 # number of demand (read+write) MSHR miss cycles 559system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 779021 # number of overall MSHR miss cycles 560system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 149004 # number of overall MSHR miss cycles 561system.l2c.overall_mshr_miss_latency::cpu0.inst 238620719 # number of overall MSHR miss cycles 562system.l2c.overall_mshr_miss_latency::cpu0.data 2612696546 # number of overall MSHR miss cycles 563system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 952034 # number of overall MSHR miss cycles 564system.l2c.overall_mshr_miss_latency::cpu1.inst 277227882 # number of overall MSHR miss cycles 565system.l2c.overall_mshr_miss_latency::cpu1.data 3554461047 # number of overall MSHR miss cycles 566system.l2c.overall_mshr_miss_latency::total 6684886253 # number of overall MSHR miss cycles 567system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 4558163 # number of ReadReq MSHR uncacheable cycles 568system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12330828558 # number of ReadReq MSHR uncacheable cycles 569system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1893563 # number of ReadReq MSHR uncacheable cycles 570system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154946270000 # number of ReadReq MSHR uncacheable cycles 571system.l2c.ReadReq_mshr_uncacheable_latency::total 167283550284 # number of ReadReq MSHR uncacheable cycles 572system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1062643238 # number of WriteReq MSHR uncacheable cycles 573system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 17370101500 # number of WriteReq MSHR uncacheable cycles 574system.l2c.WriteReq_mshr_uncacheable_latency::total 18432744738 # number of WriteReq MSHR uncacheable cycles 575system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 4558163 # number of overall MSHR uncacheable cycles 576system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13393471796 # number of overall MSHR uncacheable cycles 577system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1893563 # number of overall MSHR uncacheable cycles 578system.l2c.overall_mshr_uncacheable_latency::cpu1.data 172316371500 # number of overall MSHR uncacheable cycles 579system.l2c.overall_mshr_uncacheable_latency::total 185716295022 # number of overall MSHR uncacheable cycles 580system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000357 # mshr miss rate for ReadReq accesses 581system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000623 # mshr miss rate for ReadReq accesses 582system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015189 # mshr miss rate for ReadReq accesses 583system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036773 # mshr miss rate for ReadReq accesses 584system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for ReadReq accesses 585system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010753 # mshr miss rate for ReadReq accesses 586system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030263 # mshr miss rate for ReadReq accesses 587system.l2c.ReadReq_mshr_miss_rate::total 0.016973 # mshr miss rate for ReadReq accesses 588system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.835298 # mshr miss rate for UpgradeReq accesses 589system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.856386 # mshr miss rate for UpgradeReq accesses 590system.l2c.UpgradeReq_mshr_miss_rate::total 0.844342 # mshr miss rate for UpgradeReq accesses 591system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.783231 # mshr miss rate for SCUpgradeReq accesses 592system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.786003 # mshr miss rate for SCUpgradeReq accesses 593system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.784428 # mshr miss rate for SCUpgradeReq accesses 594system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.571798 # mshr miss rate for ReadExReq accesses 595system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.565799 # mshr miss rate for ReadExReq accesses 596system.l2c.ReadExReq_mshr_miss_rate::total 0.568496 # mshr miss rate for ReadExReq accesses 597system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000357 # mshr miss rate for demand accesses 598system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000623 # mshr miss rate for demand accesses 599system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015189 # mshr miss rate for demand accesses 600system.l2c.demand_mshr_miss_rate::cpu0.data 0.246993 # mshr miss rate for demand accesses 601system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for demand accesses 602system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010753 # mshr miss rate for demand accesses 603system.l2c.demand_mshr_miss_rate::cpu1.data 0.242351 # mshr miss rate for demand accesses 604system.l2c.demand_mshr_miss_rate::total 0.095451 # mshr miss rate for demand accesses 605system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000357 # mshr miss rate for overall accesses 606system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000623 # mshr miss rate for overall accesses 607system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015189 # mshr miss rate for overall accesses 608system.l2c.overall_mshr_miss_rate::cpu0.data 0.246993 # mshr miss rate for overall accesses 609system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for overall accesses 610system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010753 # mshr miss rate for overall accesses 611system.l2c.overall_mshr_miss_rate::cpu1.data 0.242351 # mshr miss rate for overall accesses 612system.l2c.overall_mshr_miss_rate::total 0.095451 # mshr miss rate for overall accesses 613system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 64918.416667 # average ReadReq mshr miss latency 614system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 49668 # average ReadReq mshr miss latency 615system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 39324.442815 # average ReadReq mshr miss latency 616system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 42313.900949 # average ReadReq mshr miss latency 617system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average ReadReq mshr miss latency 618system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 41966.073569 # average ReadReq mshr miss latency 619system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 44452.303628 # average ReadReq mshr miss latency 620system.l2c.ReadReq_avg_mshr_miss_latency::total 42058.111023 # average ReadReq mshr miss latency 621system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10079.971605 # average UpgradeReq mshr miss latency 622system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10142.215349 # average UpgradeReq mshr miss latency 623system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10107.046238 # average UpgradeReq mshr miss latency 624system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10064.283290 # average SCUpgradeReq mshr miss latency 625system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10014.691781 # average SCUpgradeReq mshr miss latency 626system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10042.830370 # average SCUpgradeReq mshr miss latency 627system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 36873.037733 # average ReadExReq mshr miss latency 628system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 42513.081479 # average ReadExReq mshr miss latency 629system.l2c.ReadExReq_avg_mshr_miss_latency::total 39962.425613 # average ReadExReq mshr miss latency 630system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 64918.416667 # average overall mshr miss latency 631system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 49668 # average overall mshr miss latency 632system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 39324.442815 # average overall mshr miss latency 633system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37364.803873 # average overall mshr miss latency 634system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average overall mshr miss latency 635system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 41966.073569 # average overall mshr miss latency 636system.l2c.demand_avg_mshr_miss_latency::cpu1.data 42659.334233 # average overall mshr miss latency 637system.l2c.demand_avg_mshr_miss_latency::total 40282.046935 # average overall mshr miss latency 638system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 64918.416667 # average overall mshr miss latency 639system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 49668 # average overall mshr miss latency 640system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 39324.442815 # average overall mshr miss latency 641system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37364.803873 # average overall mshr miss latency 642system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average overall mshr miss latency 643system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 41966.073569 # average overall mshr miss latency 644system.l2c.overall_avg_mshr_miss_latency::cpu1.data 42659.334233 # average overall mshr miss latency 645system.l2c.overall_avg_mshr_miss_latency::total 40282.046935 # average overall mshr miss latency 646system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 647system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 648system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 649system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 650system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 651system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 652system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 653system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 654system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 655system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 656system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 657system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 658system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 659system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 660system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 661system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 662system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). 663system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. 664system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. 665system.cf0.dma_write_txs 0 # Number of DMA write transactions. 666system.cpu0.dtb.inst_hits 0 # ITB inst hits 667system.cpu0.dtb.inst_misses 0 # ITB inst misses 668system.cpu0.dtb.read_hits 9024363 # DTB read hits 669system.cpu0.dtb.read_misses 35062 # DTB read misses 670system.cpu0.dtb.write_hits 5257895 # DTB write hits 671system.cpu0.dtb.write_misses 6477 # DTB write misses 672system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed 673system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 674system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 675system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 676system.cpu0.dtb.flush_entries 2160 # Number of entries that have been flushed from TLB 677system.cpu0.dtb.align_faults 1059 # Number of TLB faults due to alignment restrictions 678system.cpu0.dtb.prefetch_faults 311 # Number of TLB faults due to prefetch 679system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 680system.cpu0.dtb.perms_faults 553 # Number of TLB faults due to permissions restrictions 681system.cpu0.dtb.read_accesses 9059425 # DTB read accesses 682system.cpu0.dtb.write_accesses 5264372 # DTB write accesses 683system.cpu0.dtb.inst_accesses 0 # ITB inst accesses 684system.cpu0.dtb.hits 14282258 # DTB hits 685system.cpu0.dtb.misses 41539 # DTB misses 686system.cpu0.dtb.accesses 14323797 # DTB accesses 687system.cpu0.itb.inst_hits 4307156 # ITB inst hits 688system.cpu0.itb.inst_misses 5205 # ITB inst misses 689system.cpu0.itb.read_hits 0 # DTB read hits 690system.cpu0.itb.read_misses 0 # DTB read misses 691system.cpu0.itb.write_hits 0 # DTB write hits 692system.cpu0.itb.write_misses 0 # DTB write misses 693system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed 694system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 695system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 696system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 697system.cpu0.itb.flush_entries 1360 # Number of entries that have been flushed from TLB 698system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 699system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 700system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 701system.cpu0.itb.perms_faults 1401 # Number of TLB faults due to permissions restrictions 702system.cpu0.itb.read_accesses 0 # DTB read accesses 703system.cpu0.itb.write_accesses 0 # DTB write accesses 704system.cpu0.itb.inst_accesses 4312361 # ITB inst accesses 705system.cpu0.itb.hits 4307156 # DTB hits 706system.cpu0.itb.misses 5205 # DTB misses 707system.cpu0.itb.accesses 4312361 # DTB accesses 708system.cpu0.numCycles 69075583 # number of cpu cycles simulated 709system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 710system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 711system.cpu0.BPredUnit.lookups 6134621 # Number of BP lookups 712system.cpu0.BPredUnit.condPredicted 4681383 # Number of conditional branches predicted 713system.cpu0.BPredUnit.condIncorrect 299233 # Number of conditional branches incorrect 714system.cpu0.BPredUnit.BTBLookups 3810859 # Number of BTB lookups 715system.cpu0.BPredUnit.BTBHits 2992358 # Number of BTB hits 716system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 717system.cpu0.BPredUnit.usedRAS 688987 # Number of times the RAS was used to get a target. 718system.cpu0.BPredUnit.RASInCorrect 28743 # Number of incorrect RAS predictions. 719system.cpu0.fetch.icacheStallCycles 12013253 # Number of cycles fetch is stalled on an Icache miss 720system.cpu0.fetch.Insts 32740564 # Number of instructions fetch has processed 721system.cpu0.fetch.Branches 6134621 # Number of branches that fetch encountered 722system.cpu0.fetch.predictedBranches 3681345 # Number of branches that fetch has predicted taken 723system.cpu0.fetch.Cycles 7677557 # Number of cycles fetch has run and was not squashing or blocked 724system.cpu0.fetch.SquashCycles 1482239 # Number of cycles fetch has spent squashing 725system.cpu0.fetch.TlbCycles 64559 # Number of cycles fetch has spent waiting for tlb 726system.cpu0.fetch.BlockedCycles 21828282 # Number of cycles fetch has spent blocked 727system.cpu0.fetch.MiscStallCycles 5891 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 728system.cpu0.fetch.PendingTrapStallCycles 53864 # Number of stall cycles due to pending traps 729system.cpu0.fetch.PendingQuiesceStallCycles 90312 # Number of stall cycles due to pending quiesce instructions 730system.cpu0.fetch.IcacheWaitRetryStallCycles 236 # Number of stall cycles due to full MSHR 731system.cpu0.fetch.CacheLines 4305560 # Number of cache lines fetched 732system.cpu0.fetch.IcacheSquashes 159104 # Number of outstanding Icache misses that were squashed 733system.cpu0.fetch.ItlbSquashes 2370 # Number of outstanding ITLB misses that were squashed 734system.cpu0.fetch.rateDist::samples 42798314 # Number of instructions fetched each cycle (Total) 735system.cpu0.fetch.rateDist::mean 0.987162 # Number of instructions fetched each cycle (Total) 736system.cpu0.fetch.rateDist::stdev 2.368020 # Number of instructions fetched each cycle (Total) 737system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 738system.cpu0.fetch.rateDist::0 35128127 82.08% 82.08% # Number of instructions fetched each cycle (Total) 739system.cpu0.fetch.rateDist::1 610328 1.43% 83.50% # Number of instructions fetched each cycle (Total) 740system.cpu0.fetch.rateDist::2 795353 1.86% 85.36% # Number of instructions fetched each cycle (Total) 741system.cpu0.fetch.rateDist::3 689183 1.61% 86.97% # Number of instructions fetched each cycle (Total) 742system.cpu0.fetch.rateDist::4 781372 1.83% 88.80% # Number of instructions fetched each cycle (Total) 743system.cpu0.fetch.rateDist::5 569733 1.33% 90.13% # Number of instructions fetched each cycle (Total) 744system.cpu0.fetch.rateDist::6 711695 1.66% 91.79% # Number of instructions fetched each cycle (Total) 745system.cpu0.fetch.rateDist::7 364225 0.85% 92.64% # Number of instructions fetched each cycle (Total) 746system.cpu0.fetch.rateDist::8 3148298 7.36% 100.00% # Number of instructions fetched each cycle (Total) 747system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 748system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 749system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 750system.cpu0.fetch.rateDist::total 42798314 # Number of instructions fetched each cycle (Total) 751system.cpu0.fetch.branchRate 0.088810 # Number of branch fetches per cycle 752system.cpu0.fetch.rate 0.473982 # Number of inst fetches per cycle 753system.cpu0.decode.IdleCycles 12517044 # Number of cycles decode is idle 754system.cpu0.decode.BlockedCycles 21792466 # Number of cycles decode is blocked 755system.cpu0.decode.RunCycles 6901256 # Number of cycles decode is running 756system.cpu0.decode.UnblockCycles 586970 # Number of cycles decode is unblocking 757system.cpu0.decode.SquashCycles 1000578 # Number of cycles decode is squashing 758system.cpu0.decode.BranchResolved 954803 # Number of times decode resolved a branch 759system.cpu0.decode.BranchMispred 64851 # Number of times decode detected a branch misprediction 760system.cpu0.decode.DecodedInsts 40861344 # Number of instructions handled by decode 761system.cpu0.decode.SquashedInsts 213562 # Number of squashed instructions handled by decode 762system.cpu0.rename.SquashCycles 1000578 # Number of cycles rename is squashing 763system.cpu0.rename.IdleCycles 13092600 # Number of cycles rename is idle 764system.cpu0.rename.BlockCycles 5813788 # Number of cycles rename is blocking 765system.cpu0.rename.serializeStallCycles 13806762 # count of cycles rename stalled for serializing inst 766system.cpu0.rename.RunCycles 6861684 # Number of cycles rename is running 767system.cpu0.rename.UnblockCycles 2222902 # Number of cycles rename is unblocking 768system.cpu0.rename.RenamedInsts 39740402 # Number of instructions processed by rename 769system.cpu0.rename.ROBFullEvents 2257 # Number of times rename has blocked due to ROB full 770system.cpu0.rename.IQFullEvents 444272 # Number of times rename has blocked due to IQ full 771system.cpu0.rename.LSQFullEvents 1240471 # Number of times rename has blocked due to LSQ full 772system.cpu0.rename.FullRegisterEvents 77 # Number of times there has been no free registers 773system.cpu0.rename.RenamedOperands 40148585 # Number of destination operands rename has renamed 774system.cpu0.rename.RenameLookups 179562690 # Number of register rename lookups that rename has made 775system.cpu0.rename.int_rename_lookups 179528337 # Number of integer rename lookups 776system.cpu0.rename.fp_rename_lookups 34353 # Number of floating rename lookups 777system.cpu0.rename.CommittedMaps 31678708 # Number of HB maps that are committed 778system.cpu0.rename.UndoneMaps 8469876 # Number of HB maps that are undone due to squashing 779system.cpu0.rename.serializingInsts 458191 # count of serializing insts renamed 780system.cpu0.rename.tempSerializingInsts 414927 # count of temporary serializing insts renamed 781system.cpu0.rename.skidInsts 5465728 # count of insts added to the skid buffer 782system.cpu0.memDep0.insertedLoads 7827563 # Number of loads inserted to the mem dependence unit. 783system.cpu0.memDep0.insertedStores 5820560 # Number of stores inserted to the mem dependence unit. 784system.cpu0.memDep0.conflictingLoads 1149873 # Number of conflicting loads. 785system.cpu0.memDep0.conflictingStores 1213359 # Number of conflicting stores. 786system.cpu0.iq.iqInstsAdded 37598856 # Number of instructions added to the IQ (excludes non-spec) 787system.cpu0.iq.iqNonSpecInstsAdded 946637 # Number of non-speculative instructions added to the IQ 788system.cpu0.iq.iqInstsIssued 37967135 # Number of instructions issued 789system.cpu0.iq.iqSquashedInstsIssued 82667 # Number of squashed instructions issued 790system.cpu0.iq.iqSquashedInstsExamined 6387129 # Number of squashed instructions iterated over during squash; mainly for profiling 791system.cpu0.iq.iqSquashedOperandsExamined 13438267 # Number of squashed operands that are examined and possibly removed from graph 792system.cpu0.iq.iqSquashedNonSpecRemoved 258027 # Number of squashed non-spec instructions that were removed 793system.cpu0.iq.issued_per_cycle::samples 42798314 # Number of insts issued each cycle 794system.cpu0.iq.issued_per_cycle::mean 0.887118 # Number of insts issued each cycle 795system.cpu0.iq.issued_per_cycle::stdev 1.498670 # Number of insts issued each cycle 796system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 797system.cpu0.iq.issued_per_cycle::0 27228481 63.62% 63.62% # Number of insts issued each cycle 798system.cpu0.iq.issued_per_cycle::1 6024200 14.08% 77.70% # Number of insts issued each cycle 799system.cpu0.iq.issued_per_cycle::2 3238541 7.57% 85.26% # Number of insts issued each cycle 800system.cpu0.iq.issued_per_cycle::3 2496476 5.83% 91.10% # Number of insts issued each cycle 801system.cpu0.iq.issued_per_cycle::4 2116280 4.94% 96.04% # Number of insts issued each cycle 802system.cpu0.iq.issued_per_cycle::5 952748 2.23% 98.27% # Number of insts issued each cycle 803system.cpu0.iq.issued_per_cycle::6 498209 1.16% 99.43% # Number of insts issued each cycle 804system.cpu0.iq.issued_per_cycle::7 188721 0.44% 99.87% # Number of insts issued each cycle 805system.cpu0.iq.issued_per_cycle::8 54658 0.13% 100.00% # Number of insts issued each cycle 806system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 807system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 808system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 809system.cpu0.iq.issued_per_cycle::total 42798314 # Number of insts issued each cycle 810system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 811system.cpu0.iq.fu_full::IntAlu 25719 2.40% 2.40% # attempts to use FU when none available 812system.cpu0.iq.fu_full::IntMult 458 0.04% 2.44% # attempts to use FU when none available 813system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.44% # attempts to use FU when none available 814system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.44% # attempts to use FU when none available 815system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.44% # attempts to use FU when none available 816system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.44% # attempts to use FU when none available 817system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.44% # attempts to use FU when none available 818system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.44% # attempts to use FU when none available 819system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.44% # attempts to use FU when none available 820system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.44% # attempts to use FU when none available 821system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.44% # attempts to use FU when none available 822system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.44% # attempts to use FU when none available 823system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.44% # attempts to use FU when none available 824system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.44% # attempts to use FU when none available 825system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.44% # attempts to use FU when none available 826system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.44% # attempts to use FU when none available 827system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.44% # attempts to use FU when none available 828system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.44% # attempts to use FU when none available 829system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.44% # attempts to use FU when none available 830system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.44% # attempts to use FU when none available 831system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.44% # attempts to use FU when none available 832system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.44% # attempts to use FU when none available 833system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.44% # attempts to use FU when none available 834system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.44% # attempts to use FU when none available 835system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.44% # attempts to use FU when none available 836system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.44% # attempts to use FU when none available 837system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.44% # attempts to use FU when none available 838system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.44% # attempts to use FU when none available 839system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.44% # attempts to use FU when none available 840system.cpu0.iq.fu_full::MemRead 838558 78.31% 80.75% # attempts to use FU when none available 841system.cpu0.iq.fu_full::MemWrite 206136 19.25% 100.00% # attempts to use FU when none available 842system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 843system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 844system.cpu0.iq.FU_type_0::No_OpClass 52149 0.14% 0.14% # Type of FU issued 845system.cpu0.iq.FU_type_0::IntAlu 22801553 60.06% 60.19% # Type of FU issued 846system.cpu0.iq.FU_type_0::IntMult 48143 0.13% 60.32% # Type of FU issued 847system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.32% # Type of FU issued 848system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.32% # Type of FU issued 849system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.32% # Type of FU issued 850system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 60.32% # Type of FU issued 851system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 60.32% # Type of FU issued 852system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 60.32% # Type of FU issued 853system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 60.32% # Type of FU issued 854system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 60.32% # Type of FU issued 855system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 60.32% # Type of FU issued 856system.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 60.32% # Type of FU issued 857system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 60.32% # Type of FU issued 858system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 60.32% # Type of FU issued 859system.cpu0.iq.FU_type_0::SimdMisc 9 0.00% 60.32% # Type of FU issued 860system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 60.32% # Type of FU issued 861system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 60.32% # Type of FU issued 862system.cpu0.iq.FU_type_0::SimdShift 1 0.00% 60.32% # Type of FU issued 863system.cpu0.iq.FU_type_0::SimdShiftAcc 7 0.00% 60.32% # Type of FU issued 864system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 60.32% # Type of FU issued 865system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.32% # Type of FU issued 866system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.32% # Type of FU issued 867system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.32% # Type of FU issued 868system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.32% # Type of FU issued 869system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.32% # Type of FU issued 870system.cpu0.iq.FU_type_0::SimdFloatMisc 682 0.00% 60.32% # Type of FU issued 871system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.32% # Type of FU issued 872system.cpu0.iq.FU_type_0::SimdFloatMultAcc 7 0.00% 60.32% # Type of FU issued 873system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.32% # Type of FU issued 874system.cpu0.iq.FU_type_0::MemRead 9487186 24.99% 85.31% # Type of FU issued 875system.cpu0.iq.FU_type_0::MemWrite 5577397 14.69% 100.00% # Type of FU issued 876system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 877system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 878system.cpu0.iq.FU_type_0::total 37967135 # Type of FU issued 879system.cpu0.iq.rate 0.549646 # Inst issue rate 880system.cpu0.iq.fu_busy_cnt 1070871 # FU busy when requested 881system.cpu0.iq.fu_busy_rate 0.028205 # FU busy rate (busy events/executed inst) 882system.cpu0.iq.int_inst_queue_reads 119919123 # Number of integer instruction queue reads 883system.cpu0.iq.int_inst_queue_writes 44940813 # Number of integer instruction queue writes 884system.cpu0.iq.int_inst_queue_wakeup_accesses 35094596 # Number of integer instruction queue wakeup accesses 885system.cpu0.iq.fp_inst_queue_reads 8245 # Number of floating instruction queue reads 886system.cpu0.iq.fp_inst_queue_writes 4688 # Number of floating instruction queue writes 887system.cpu0.iq.fp_inst_queue_wakeup_accesses 3877 # Number of floating instruction queue wakeup accesses 888system.cpu0.iq.int_alu_accesses 38981568 # Number of integer alu accesses 889system.cpu0.iq.fp_alu_accesses 4289 # Number of floating point alu accesses 890system.cpu0.iew.lsq.thread0.forwLoads 319568 # Number of loads that had data forwarded from stores 891system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 892system.cpu0.iew.lsq.thread0.squashedLoads 1406645 # Number of loads squashed 893system.cpu0.iew.lsq.thread0.ignoredResponses 2495 # Number of memory responses ignored because the instruction is squashed 894system.cpu0.iew.lsq.thread0.memOrderViolation 13426 # Number of memory ordering violations 895system.cpu0.iew.lsq.thread0.squashedStores 546497 # Number of stores squashed 896system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 897system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 898system.cpu0.iew.lsq.thread0.rescheduledLoads 2149373 # Number of loads that were rescheduled 899system.cpu0.iew.lsq.thread0.cacheBlocked 5419 # Number of times an access to memory failed due to the cache being blocked 900system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 901system.cpu0.iew.iewSquashCycles 1000578 # Number of cycles IEW is squashing 902system.cpu0.iew.iewBlockCycles 4177293 # Number of cycles IEW is blocking 903system.cpu0.iew.iewUnblockCycles 102909 # Number of cycles IEW is unblocking 904system.cpu0.iew.iewDispatchedInsts 38663154 # Number of instructions dispatched to IQ 905system.cpu0.iew.iewDispSquashedInsts 84882 # Number of squashed instructions skipped by dispatch 906system.cpu0.iew.iewDispLoadInsts 7827563 # Number of dispatched load instructions 907system.cpu0.iew.iewDispStoreInsts 5820560 # Number of dispatched store instructions 908system.cpu0.iew.iewDispNonSpecInsts 615194 # Number of dispatched non-speculative instructions 909system.cpu0.iew.iewIQFullEvents 41110 # Number of times the IQ has become full, causing a stall 910system.cpu0.iew.iewLSQFullEvents 3269 # Number of times the LSQ has become full, causing a stall 911system.cpu0.iew.memOrderViolationEvents 13426 # Number of memory order violations 912system.cpu0.iew.predictedTakenIncorrect 151880 # Number of branches that were predicted taken incorrectly 913system.cpu0.iew.predictedNotTakenIncorrect 119782 # Number of branches that were predicted not taken incorrectly 914system.cpu0.iew.branchMispredicts 271662 # Number of branch mispredicts detected at execute 915system.cpu0.iew.iewExecutedInsts 37584827 # Number of executed instructions 916system.cpu0.iew.iewExecLoadInsts 9341263 # Number of load instructions executed 917system.cpu0.iew.iewExecSquashedInsts 382308 # Number of squashed instructions skipped in execute 918system.cpu0.iew.exec_swp 0 # number of swp insts executed 919system.cpu0.iew.exec_nop 117661 # number of nop insts executed 920system.cpu0.iew.exec_refs 14871823 # number of memory reference insts executed 921system.cpu0.iew.exec_branches 4965899 # Number of branches executed 922system.cpu0.iew.exec_stores 5530560 # Number of stores executed 923system.cpu0.iew.exec_rate 0.544112 # Inst execution rate 924system.cpu0.iew.wb_sent 37390069 # cumulative count of insts sent to commit 925system.cpu0.iew.wb_count 35098473 # cumulative count of insts written-back 926system.cpu0.iew.wb_producers 18662098 # num instructions producing a value 927system.cpu0.iew.wb_consumers 35837598 # num instructions consuming a value 928system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 929system.cpu0.iew.wb_rate 0.508117 # insts written-back per cycle 930system.cpu0.iew.wb_fanout 0.520741 # average fanout of values written-back 931system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 932system.cpu0.commit.commitSquashedInsts 6206788 # The number of squashed insts skipped by commit 933system.cpu0.commit.commitNonSpecStalls 688610 # The number of times commit has been forced to stall to communicate backwards 934system.cpu0.commit.branchMispredicts 235451 # The number of times a branch was mispredicted 935system.cpu0.commit.committed_per_cycle::samples 41797736 # Number of insts commited each cycle 936system.cpu0.commit.committed_per_cycle::mean 0.765444 # Number of insts commited each cycle 937system.cpu0.commit.committed_per_cycle::stdev 1.723461 # Number of insts commited each cycle 938system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 939system.cpu0.commit.committed_per_cycle::0 29752237 71.18% 71.18% # Number of insts commited each cycle 940system.cpu0.commit.committed_per_cycle::1 5970878 14.29% 85.47% # Number of insts commited each cycle 941system.cpu0.commit.committed_per_cycle::2 1965315 4.70% 90.17% # Number of insts commited each cycle 942system.cpu0.commit.committed_per_cycle::3 999760 2.39% 92.56% # Number of insts commited each cycle 943system.cpu0.commit.committed_per_cycle::4 803961 1.92% 94.48% # Number of insts commited each cycle 944system.cpu0.commit.committed_per_cycle::5 518760 1.24% 95.73% # Number of insts commited each cycle 945system.cpu0.commit.committed_per_cycle::6 395530 0.95% 96.67% # Number of insts commited each cycle 946system.cpu0.commit.committed_per_cycle::7 220150 0.53% 97.20% # Number of insts commited each cycle 947system.cpu0.commit.committed_per_cycle::8 1171145 2.80% 100.00% # Number of insts commited each cycle 948system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 949system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 950system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 951system.cpu0.commit.committed_per_cycle::total 41797736 # Number of insts commited each cycle 952system.cpu0.commit.committedInsts 24265529 # Number of instructions committed 953system.cpu0.commit.committedOps 31993822 # Number of ops (including micro ops) committed 954system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 955system.cpu0.commit.refs 11694981 # Number of memory references committed 956system.cpu0.commit.loads 6420918 # Number of loads committed 957system.cpu0.commit.membars 234476 # Number of memory barriers committed 958system.cpu0.commit.branches 4347395 # Number of branches committed 959system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions. 960system.cpu0.commit.int_insts 28261624 # Number of committed integer instructions. 961system.cpu0.commit.function_calls 500034 # Number of function calls committed. 962system.cpu0.commit.bw_lim_events 1171145 # number cycles where commit BW limit reached 963system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits 964system.cpu0.rob.rob_reads 77942939 # The number of ROB reads 965system.cpu0.rob.rob_writes 77403720 # The number of ROB writes 966system.cpu0.timesIdled 364282 # Number of times that the entire CPU went into an idle state and unscheduled itself 967system.cpu0.idleCycles 26277269 # Total number of cycles that the CPU has spent unscheduled due to idling 968system.cpu0.quiesceCycles 5137251054 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 969system.cpu0.committedInsts 24184787 # Number of Instructions Simulated 970system.cpu0.committedOps 31913080 # Number of Ops (including micro ops) Simulated 971system.cpu0.committedInsts_total 24184787 # Number of Instructions Simulated 972system.cpu0.cpi 2.856158 # CPI: Cycles Per Instruction 973system.cpu0.cpi_total 2.856158 # CPI: Total CPI of All Threads 974system.cpu0.ipc 0.350121 # IPC: Instructions Per Cycle 975system.cpu0.ipc_total 0.350121 # IPC: Total IPC of All Threads 976system.cpu0.int_regfile_reads 175453235 # number of integer regfile reads 977system.cpu0.int_regfile_writes 34873256 # number of integer regfile writes 978system.cpu0.fp_regfile_reads 3235 # number of floating regfile reads 979system.cpu0.fp_regfile_writes 908 # number of floating regfile writes 980system.cpu0.misc_regfile_reads 13424511 # number of misc regfile reads 981system.cpu0.misc_regfile_writes 527689 # number of misc regfile writes 982system.cpu0.icache.replacements 399628 # number of replacements 983system.cpu0.icache.tagsinuse 511.593033 # Cycle average of tags in use 984system.cpu0.icache.total_refs 3873847 # Total number of references to valid blocks. 985system.cpu0.icache.sampled_refs 400140 # Sample count of references to valid blocks. 986system.cpu0.icache.avg_refs 9.681229 # Average number of references to valid blocks. 987system.cpu0.icache.warmup_cycle 6818802000 # Cycle when the warmup percentage was hit. 988system.cpu0.icache.occ_blocks::cpu0.inst 511.593033 # Average occupied blocks per requestor 989system.cpu0.icache.occ_percent::cpu0.inst 0.999205 # Average percentage of cache occupancy 990system.cpu0.icache.occ_percent::total 0.999205 # Average percentage of cache occupancy 991system.cpu0.icache.ReadReq_hits::cpu0.inst 3873847 # number of ReadReq hits 992system.cpu0.icache.ReadReq_hits::total 3873847 # number of ReadReq hits 993system.cpu0.icache.demand_hits::cpu0.inst 3873847 # number of demand (read+write) hits 994system.cpu0.icache.demand_hits::total 3873847 # number of demand (read+write) hits 995system.cpu0.icache.overall_hits::cpu0.inst 3873847 # number of overall hits 996system.cpu0.icache.overall_hits::total 3873847 # number of overall hits 997system.cpu0.icache.ReadReq_misses::cpu0.inst 431582 # number of ReadReq misses 998system.cpu0.icache.ReadReq_misses::total 431582 # number of ReadReq misses 999system.cpu0.icache.demand_misses::cpu0.inst 431582 # number of demand (read+write) misses 1000system.cpu0.icache.demand_misses::total 431582 # number of demand (read+write) misses 1001system.cpu0.icache.overall_misses::cpu0.inst 431582 # number of overall misses 1002system.cpu0.icache.overall_misses::total 431582 # number of overall misses 1003system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5855735994 # number of ReadReq miss cycles 1004system.cpu0.icache.ReadReq_miss_latency::total 5855735994 # number of ReadReq miss cycles 1005system.cpu0.icache.demand_miss_latency::cpu0.inst 5855735994 # number of demand (read+write) miss cycles 1006system.cpu0.icache.demand_miss_latency::total 5855735994 # number of demand (read+write) miss cycles 1007system.cpu0.icache.overall_miss_latency::cpu0.inst 5855735994 # number of overall miss cycles 1008system.cpu0.icache.overall_miss_latency::total 5855735994 # number of overall miss cycles 1009system.cpu0.icache.ReadReq_accesses::cpu0.inst 4305429 # number of ReadReq accesses(hits+misses) 1010system.cpu0.icache.ReadReq_accesses::total 4305429 # number of ReadReq accesses(hits+misses) 1011system.cpu0.icache.demand_accesses::cpu0.inst 4305429 # number of demand (read+write) accesses 1012system.cpu0.icache.demand_accesses::total 4305429 # number of demand (read+write) accesses 1013system.cpu0.icache.overall_accesses::cpu0.inst 4305429 # number of overall (read+write) accesses 1014system.cpu0.icache.overall_accesses::total 4305429 # number of overall (read+write) accesses 1015system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100241 # miss rate for ReadReq accesses 1016system.cpu0.icache.ReadReq_miss_rate::total 0.100241 # miss rate for ReadReq accesses 1017system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100241 # miss rate for demand accesses 1018system.cpu0.icache.demand_miss_rate::total 0.100241 # miss rate for demand accesses 1019system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100241 # miss rate for overall accesses 1020system.cpu0.icache.overall_miss_rate::total 0.100241 # miss rate for overall accesses 1021system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13568.072797 # average ReadReq miss latency 1022system.cpu0.icache.ReadReq_avg_miss_latency::total 13568.072797 # average ReadReq miss latency 1023system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13568.072797 # average overall miss latency 1024system.cpu0.icache.demand_avg_miss_latency::total 13568.072797 # average overall miss latency 1025system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13568.072797 # average overall miss latency 1026system.cpu0.icache.overall_avg_miss_latency::total 13568.072797 # average overall miss latency 1027system.cpu0.icache.blocked_cycles::no_mshrs 2448 # number of cycles access was blocked 1028system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1029system.cpu0.icache.blocked::no_mshrs 142 # number of cycles access was blocked 1030system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 1031system.cpu0.icache.avg_blocked_cycles::no_mshrs 17.239437 # average number of cycles each access was blocked 1032system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1033system.cpu0.icache.fast_writes 0 # number of fast writes performed 1034system.cpu0.icache.cache_copies 0 # number of cache copies performed 1035system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31419 # number of ReadReq MSHR hits 1036system.cpu0.icache.ReadReq_mshr_hits::total 31419 # number of ReadReq MSHR hits 1037system.cpu0.icache.demand_mshr_hits::cpu0.inst 31419 # number of demand (read+write) MSHR hits 1038system.cpu0.icache.demand_mshr_hits::total 31419 # number of demand (read+write) MSHR hits 1039system.cpu0.icache.overall_mshr_hits::cpu0.inst 31419 # number of overall MSHR hits 1040system.cpu0.icache.overall_mshr_hits::total 31419 # number of overall MSHR hits 1041system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 400163 # number of ReadReq MSHR misses 1042system.cpu0.icache.ReadReq_mshr_misses::total 400163 # number of ReadReq MSHR misses 1043system.cpu0.icache.demand_mshr_misses::cpu0.inst 400163 # number of demand (read+write) MSHR misses 1044system.cpu0.icache.demand_mshr_misses::total 400163 # number of demand (read+write) MSHR misses 1045system.cpu0.icache.overall_mshr_misses::cpu0.inst 400163 # number of overall MSHR misses 1046system.cpu0.icache.overall_mshr_misses::total 400163 # number of overall MSHR misses 1047system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4791432494 # number of ReadReq MSHR miss cycles 1048system.cpu0.icache.ReadReq_mshr_miss_latency::total 4791432494 # number of ReadReq MSHR miss cycles 1049system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4791432494 # number of demand (read+write) MSHR miss cycles 1050system.cpu0.icache.demand_mshr_miss_latency::total 4791432494 # number of demand (read+write) MSHR miss cycles 1051system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4791432494 # number of overall MSHR miss cycles 1052system.cpu0.icache.overall_mshr_miss_latency::total 4791432494 # number of overall MSHR miss cycles 1053system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7139500 # number of ReadReq MSHR uncacheable cycles 1054system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7139500 # number of ReadReq MSHR uncacheable cycles 1055system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7139500 # number of overall MSHR uncacheable cycles 1056system.cpu0.icache.overall_mshr_uncacheable_latency::total 7139500 # number of overall MSHR uncacheable cycles 1057system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.092944 # mshr miss rate for ReadReq accesses 1058system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.092944 # mshr miss rate for ReadReq accesses 1059system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.092944 # mshr miss rate for demand accesses 1060system.cpu0.icache.demand_mshr_miss_rate::total 0.092944 # mshr miss rate for demand accesses 1061system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.092944 # mshr miss rate for overall accesses 1062system.cpu0.icache.overall_mshr_miss_rate::total 0.092944 # mshr miss rate for overall accesses 1063system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11973.701951 # average ReadReq mshr miss latency 1064system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11973.701951 # average ReadReq mshr miss latency 1065system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11973.701951 # average overall mshr miss latency 1066system.cpu0.icache.demand_avg_mshr_miss_latency::total 11973.701951 # average overall mshr miss latency 1067system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11973.701951 # average overall mshr miss latency 1068system.cpu0.icache.overall_avg_mshr_miss_latency::total 11973.701951 # average overall mshr miss latency 1069system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 1070system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1071system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 1072system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1073system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 1074system.cpu0.dcache.replacements 274722 # number of replacements 1075system.cpu0.dcache.tagsinuse 476.919366 # Cycle average of tags in use 1076system.cpu0.dcache.total_refs 9525271 # Total number of references to valid blocks. 1077system.cpu0.dcache.sampled_refs 275234 # Sample count of references to valid blocks. 1078system.cpu0.dcache.avg_refs 34.607901 # Average number of references to valid blocks. 1079system.cpu0.dcache.warmup_cycle 36452000 # Cycle when the warmup percentage was hit. 1080system.cpu0.dcache.occ_blocks::cpu0.data 476.919366 # Average occupied blocks per requestor 1081system.cpu0.dcache.occ_percent::cpu0.data 0.931483 # Average percentage of cache occupancy 1082system.cpu0.dcache.occ_percent::total 0.931483 # Average percentage of cache occupancy 1083system.cpu0.dcache.ReadReq_hits::cpu0.data 5895102 # number of ReadReq hits 1084system.cpu0.dcache.ReadReq_hits::total 5895102 # number of ReadReq hits 1085system.cpu0.dcache.WriteReq_hits::cpu0.data 3238989 # number of WriteReq hits 1086system.cpu0.dcache.WriteReq_hits::total 3238989 # number of WriteReq hits 1087system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 174455 # number of LoadLockedReq hits 1088system.cpu0.dcache.LoadLockedReq_hits::total 174455 # number of LoadLockedReq hits 1089system.cpu0.dcache.StoreCondReq_hits::cpu0.data 171581 # number of StoreCondReq hits 1090system.cpu0.dcache.StoreCondReq_hits::total 171581 # number of StoreCondReq hits 1091system.cpu0.dcache.demand_hits::cpu0.data 9134091 # number of demand (read+write) hits 1092system.cpu0.dcache.demand_hits::total 9134091 # number of demand (read+write) hits 1093system.cpu0.dcache.overall_hits::cpu0.data 9134091 # number of overall hits 1094system.cpu0.dcache.overall_hits::total 9134091 # number of overall hits 1095system.cpu0.dcache.ReadReq_misses::cpu0.data 390587 # number of ReadReq misses 1096system.cpu0.dcache.ReadReq_misses::total 390587 # number of ReadReq misses 1097system.cpu0.dcache.WriteReq_misses::cpu0.data 1579573 # number of WriteReq misses 1098system.cpu0.dcache.WriteReq_misses::total 1579573 # number of WriteReq misses 1099system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8896 # number of LoadLockedReq misses 1100system.cpu0.dcache.LoadLockedReq_misses::total 8896 # number of LoadLockedReq misses 1101system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7728 # number of StoreCondReq misses 1102system.cpu0.dcache.StoreCondReq_misses::total 7728 # number of StoreCondReq misses 1103system.cpu0.dcache.demand_misses::cpu0.data 1970160 # number of demand (read+write) misses 1104system.cpu0.dcache.demand_misses::total 1970160 # number of demand (read+write) misses 1105system.cpu0.dcache.overall_misses::cpu0.data 1970160 # number of overall misses 1106system.cpu0.dcache.overall_misses::total 1970160 # number of overall misses 1107system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5389048500 # number of ReadReq miss cycles 1108system.cpu0.dcache.ReadReq_miss_latency::total 5389048500 # number of ReadReq miss cycles 1109system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60454939374 # number of WriteReq miss cycles 1110system.cpu0.dcache.WriteReq_miss_latency::total 60454939374 # number of WriteReq miss cycles 1111system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88150000 # number of LoadLockedReq miss cycles 1112system.cpu0.dcache.LoadLockedReq_miss_latency::total 88150000 # number of LoadLockedReq miss cycles 1113system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 50211500 # number of StoreCondReq miss cycles 1114system.cpu0.dcache.StoreCondReq_miss_latency::total 50211500 # number of StoreCondReq miss cycles 1115system.cpu0.dcache.demand_miss_latency::cpu0.data 65843987874 # number of demand (read+write) miss cycles 1116system.cpu0.dcache.demand_miss_latency::total 65843987874 # number of demand (read+write) miss cycles 1117system.cpu0.dcache.overall_miss_latency::cpu0.data 65843987874 # number of overall miss cycles 1118system.cpu0.dcache.overall_miss_latency::total 65843987874 # number of overall miss cycles 1119system.cpu0.dcache.ReadReq_accesses::cpu0.data 6285689 # number of ReadReq accesses(hits+misses) 1120system.cpu0.dcache.ReadReq_accesses::total 6285689 # number of ReadReq accesses(hits+misses) 1121system.cpu0.dcache.WriteReq_accesses::cpu0.data 4818562 # number of WriteReq accesses(hits+misses) 1122system.cpu0.dcache.WriteReq_accesses::total 4818562 # number of WriteReq accesses(hits+misses) 1123system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 183351 # number of LoadLockedReq accesses(hits+misses) 1124system.cpu0.dcache.LoadLockedReq_accesses::total 183351 # number of LoadLockedReq accesses(hits+misses) 1125system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 179309 # number of StoreCondReq accesses(hits+misses) 1126system.cpu0.dcache.StoreCondReq_accesses::total 179309 # number of StoreCondReq accesses(hits+misses) 1127system.cpu0.dcache.demand_accesses::cpu0.data 11104251 # number of demand (read+write) accesses 1128system.cpu0.dcache.demand_accesses::total 11104251 # number of demand (read+write) accesses 1129system.cpu0.dcache.overall_accesses::cpu0.data 11104251 # number of overall (read+write) accesses 1130system.cpu0.dcache.overall_accesses::total 11104251 # number of overall (read+write) accesses 1131system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.062139 # miss rate for ReadReq accesses 1132system.cpu0.dcache.ReadReq_miss_rate::total 0.062139 # miss rate for ReadReq accesses 1133system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.327810 # miss rate for WriteReq accesses 1134system.cpu0.dcache.WriteReq_miss_rate::total 0.327810 # miss rate for WriteReq accesses 1135system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.048519 # miss rate for LoadLockedReq accesses 1136system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.048519 # miss rate for LoadLockedReq accesses 1137system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.043099 # miss rate for StoreCondReq accesses 1138system.cpu0.dcache.StoreCondReq_miss_rate::total 0.043099 # miss rate for StoreCondReq accesses 1139system.cpu0.dcache.demand_miss_rate::cpu0.data 0.177424 # miss rate for demand accesses 1140system.cpu0.dcache.demand_miss_rate::total 0.177424 # miss rate for demand accesses 1141system.cpu0.dcache.overall_miss_rate::cpu0.data 0.177424 # miss rate for overall accesses 1142system.cpu0.dcache.overall_miss_rate::total 0.177424 # miss rate for overall accesses 1143system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13797.306362 # average ReadReq miss latency 1144system.cpu0.dcache.ReadReq_avg_miss_latency::total 13797.306362 # average ReadReq miss latency 1145system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38272.963246 # average WriteReq miss latency 1146system.cpu0.dcache.WriteReq_avg_miss_latency::total 38272.963246 # average WriteReq miss latency 1147system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 9908.947842 # average LoadLockedReq miss latency 1148system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 9908.947842 # average LoadLockedReq miss latency 1149system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6497.347308 # average StoreCondReq miss latency 1150system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6497.347308 # average StoreCondReq miss latency 1151system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33420.629733 # average overall miss latency 1152system.cpu0.dcache.demand_avg_miss_latency::total 33420.629733 # average overall miss latency 1153system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33420.629733 # average overall miss latency 1154system.cpu0.dcache.overall_avg_miss_latency::total 33420.629733 # average overall miss latency 1155system.cpu0.dcache.blocked_cycles::no_mshrs 8059 # number of cycles access was blocked 1156system.cpu0.dcache.blocked_cycles::no_targets 2986 # number of cycles access was blocked 1157system.cpu0.dcache.blocked::no_mshrs 556 # number of cycles access was blocked 1158system.cpu0.dcache.blocked::no_targets 80 # number of cycles access was blocked 1159system.cpu0.dcache.avg_blocked_cycles::no_mshrs 14.494604 # average number of cycles each access was blocked 1160system.cpu0.dcache.avg_blocked_cycles::no_targets 37.325000 # average number of cycles each access was blocked 1161system.cpu0.dcache.fast_writes 0 # number of fast writes performed 1162system.cpu0.dcache.cache_copies 0 # number of cache copies performed 1163system.cpu0.dcache.writebacks::writebacks 255180 # number of writebacks 1164system.cpu0.dcache.writebacks::total 255180 # number of writebacks 1165system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 202008 # number of ReadReq MSHR hits 1166system.cpu0.dcache.ReadReq_mshr_hits::total 202008 # number of ReadReq MSHR hits 1167system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1448555 # number of WriteReq MSHR hits 1168system.cpu0.dcache.WriteReq_mshr_hits::total 1448555 # number of WriteReq MSHR hits 1169system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 484 # number of LoadLockedReq MSHR hits 1170system.cpu0.dcache.LoadLockedReq_mshr_hits::total 484 # number of LoadLockedReq MSHR hits 1171system.cpu0.dcache.demand_mshr_hits::cpu0.data 1650563 # number of demand (read+write) MSHR hits 1172system.cpu0.dcache.demand_mshr_hits::total 1650563 # number of demand (read+write) MSHR hits 1173system.cpu0.dcache.overall_mshr_hits::cpu0.data 1650563 # number of overall MSHR hits 1174system.cpu0.dcache.overall_mshr_hits::total 1650563 # number of overall MSHR hits 1175system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188579 # number of ReadReq MSHR misses 1176system.cpu0.dcache.ReadReq_mshr_misses::total 188579 # number of ReadReq MSHR misses 1177system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 131018 # number of WriteReq MSHR misses 1178system.cpu0.dcache.WriteReq_mshr_misses::total 131018 # number of WriteReq MSHR misses 1179system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8412 # number of LoadLockedReq MSHR misses 1180system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8412 # number of LoadLockedReq MSHR misses 1181system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7726 # number of StoreCondReq MSHR misses 1182system.cpu0.dcache.StoreCondReq_mshr_misses::total 7726 # number of StoreCondReq MSHR misses 1183system.cpu0.dcache.demand_mshr_misses::cpu0.data 319597 # number of demand (read+write) MSHR misses 1184system.cpu0.dcache.demand_mshr_misses::total 319597 # number of demand (read+write) MSHR misses 1185system.cpu0.dcache.overall_mshr_misses::cpu0.data 319597 # number of overall MSHR misses 1186system.cpu0.dcache.overall_mshr_misses::total 319597 # number of overall MSHR misses 1187system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2343972000 # number of ReadReq MSHR miss cycles 1188system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2343972000 # number of ReadReq MSHR miss cycles 1189system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4029495991 # number of WriteReq MSHR miss cycles 1190system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4029495991 # number of WriteReq MSHR miss cycles 1191system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66259000 # number of LoadLockedReq MSHR miss cycles 1192system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66259000 # number of LoadLockedReq MSHR miss cycles 1193system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 34759500 # number of StoreCondReq MSHR miss cycles 1194system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 34759500 # number of StoreCondReq MSHR miss cycles 1195system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6373467991 # number of demand (read+write) MSHR miss cycles 1196system.cpu0.dcache.demand_mshr_miss_latency::total 6373467991 # number of demand (read+write) MSHR miss cycles 1197system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6373467991 # number of overall MSHR miss cycles 1198system.cpu0.dcache.overall_mshr_miss_latency::total 6373467991 # number of overall MSHR miss cycles 1199system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13432446000 # number of ReadReq MSHR uncacheable cycles 1200system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13432446000 # number of ReadReq MSHR uncacheable cycles 1201system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1199878877 # number of WriteReq MSHR uncacheable cycles 1202system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1199878877 # number of WriteReq MSHR uncacheable cycles 1203system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14632324877 # number of overall MSHR uncacheable cycles 1204system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14632324877 # number of overall MSHR uncacheable cycles 1205system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030001 # mshr miss rate for ReadReq accesses 1206system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030001 # mshr miss rate for ReadReq accesses 1207system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027190 # mshr miss rate for WriteReq accesses 1208system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027190 # mshr miss rate for WriteReq accesses 1209system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.045879 # mshr miss rate for LoadLockedReq accesses 1210system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.045879 # mshr miss rate for LoadLockedReq accesses 1211system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.043088 # mshr miss rate for StoreCondReq accesses 1212system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.043088 # mshr miss rate for StoreCondReq accesses 1213system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028781 # mshr miss rate for demand accesses 1214system.cpu0.dcache.demand_mshr_miss_rate::total 0.028781 # mshr miss rate for demand accesses 1215system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028781 # mshr miss rate for overall accesses 1216system.cpu0.dcache.overall_mshr_miss_rate::total 0.028781 # mshr miss rate for overall accesses 1217system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12429.655476 # average ReadReq mshr miss latency 1218system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12429.655476 # average ReadReq mshr miss latency 1219system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30755.285465 # average WriteReq mshr miss latency 1220system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30755.285465 # average WriteReq mshr miss latency 1221system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7876.723728 # average LoadLockedReq mshr miss latency 1222system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7876.723728 # average LoadLockedReq mshr miss latency 1223system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4499.029252 # average StoreCondReq mshr miss latency 1224system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4499.029252 # average StoreCondReq mshr miss latency 1225system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19942.202183 # average overall mshr miss latency 1226system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19942.202183 # average overall mshr miss latency 1227system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19942.202183 # average overall mshr miss latency 1228system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19942.202183 # average overall mshr miss latency 1229system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 1230system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1231system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 1232system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1233system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 1234system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1235system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1236system.cpu1.dtb.inst_hits 0 # ITB inst hits 1237system.cpu1.dtb.inst_misses 0 # ITB inst misses 1238system.cpu1.dtb.read_hits 43034108 # DTB read hits 1239system.cpu1.dtb.read_misses 42641 # DTB read misses 1240system.cpu1.dtb.write_hits 7001737 # DTB write hits 1241system.cpu1.dtb.write_misses 11814 # DTB write misses 1242system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed 1243system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1244system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 1245system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 1246system.cpu1.dtb.flush_entries 2370 # Number of entries that have been flushed from TLB 1247system.cpu1.dtb.align_faults 2838 # Number of TLB faults due to alignment restrictions 1248system.cpu1.dtb.prefetch_faults 322 # Number of TLB faults due to prefetch 1249system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 1250system.cpu1.dtb.perms_faults 657 # Number of TLB faults due to permissions restrictions 1251system.cpu1.dtb.read_accesses 43076749 # DTB read accesses 1252system.cpu1.dtb.write_accesses 7013551 # DTB write accesses 1253system.cpu1.dtb.inst_accesses 0 # ITB inst accesses 1254system.cpu1.dtb.hits 50035845 # DTB hits 1255system.cpu1.dtb.misses 54455 # DTB misses 1256system.cpu1.dtb.accesses 50090300 # DTB accesses 1257system.cpu1.itb.inst_hits 7783284 # ITB inst hits 1258system.cpu1.itb.inst_misses 5669 # ITB inst misses 1259system.cpu1.itb.read_hits 0 # DTB read hits 1260system.cpu1.itb.read_misses 0 # DTB read misses 1261system.cpu1.itb.write_hits 0 # DTB write hits 1262system.cpu1.itb.write_misses 0 # DTB write misses 1263system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed 1264system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1265system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 1266system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 1267system.cpu1.itb.flush_entries 1584 # Number of entries that have been flushed from TLB 1268system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 1269system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 1270system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 1271system.cpu1.itb.perms_faults 1542 # Number of TLB faults due to permissions restrictions 1272system.cpu1.itb.read_accesses 0 # DTB read accesses 1273system.cpu1.itb.write_accesses 0 # DTB write accesses 1274system.cpu1.itb.inst_accesses 7788953 # ITB inst accesses 1275system.cpu1.itb.hits 7783284 # DTB hits 1276system.cpu1.itb.misses 5669 # DTB misses 1277system.cpu1.itb.accesses 7788953 # DTB accesses 1278system.cpu1.numCycles 409060969 # number of cpu cycles simulated 1279system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 1280system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 1281system.cpu1.BPredUnit.lookups 9019142 # Number of BP lookups 1282system.cpu1.BPredUnit.condPredicted 7341577 # Number of conditional branches predicted 1283system.cpu1.BPredUnit.condIncorrect 421290 # Number of conditional branches incorrect 1284system.cpu1.BPredUnit.BTBLookups 5896961 # Number of BTB lookups 1285system.cpu1.BPredUnit.BTBHits 5059614 # Number of BTB hits 1286system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 1287system.cpu1.BPredUnit.usedRAS 812166 # Number of times the RAS was used to get a target. 1288system.cpu1.BPredUnit.RASInCorrect 44802 # Number of incorrect RAS predictions. 1289system.cpu1.fetch.icacheStallCycles 19538569 # Number of cycles fetch is stalled on an Icache miss 1290system.cpu1.fetch.Insts 61710735 # Number of instructions fetch has processed 1291system.cpu1.fetch.Branches 9019142 # Number of branches that fetch encountered 1292system.cpu1.fetch.predictedBranches 5871780 # Number of branches that fetch has predicted taken 1293system.cpu1.fetch.Cycles 13457716 # Number of cycles fetch has run and was not squashing or blocked 1294system.cpu1.fetch.SquashCycles 3440559 # Number of cycles fetch has spent squashing 1295system.cpu1.fetch.TlbCycles 72159 # Number of cycles fetch has spent waiting for tlb 1296system.cpu1.fetch.BlockedCycles 78167878 # Number of cycles fetch has spent blocked 1297system.cpu1.fetch.MiscStallCycles 5662 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 1298system.cpu1.fetch.PendingTrapStallCycles 49809 # Number of stall cycles due to pending traps 1299system.cpu1.fetch.PendingQuiesceStallCycles 140998 # Number of stall cycles due to pending quiesce instructions 1300system.cpu1.fetch.IcacheWaitRetryStallCycles 150 # Number of stall cycles due to full MSHR 1301system.cpu1.fetch.CacheLines 7781352 # Number of cache lines fetched 1302system.cpu1.fetch.IcacheSquashes 538014 # Number of outstanding Icache misses that were squashed 1303system.cpu1.fetch.ItlbSquashes 3102 # Number of outstanding ITLB misses that were squashed 1304system.cpu1.fetch.rateDist::samples 113786982 # Number of instructions fetched each cycle (Total) 1305system.cpu1.fetch.rateDist::mean 0.664391 # Number of instructions fetched each cycle (Total) 1306system.cpu1.fetch.rateDist::stdev 1.995438 # Number of instructions fetched each cycle (Total) 1307system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 1308system.cpu1.fetch.rateDist::0 100336589 88.18% 88.18% # Number of instructions fetched each cycle (Total) 1309system.cpu1.fetch.rateDist::1 821334 0.72% 88.90% # Number of instructions fetched each cycle (Total) 1310system.cpu1.fetch.rateDist::2 966420 0.85% 89.75% # Number of instructions fetched each cycle (Total) 1311system.cpu1.fetch.rateDist::3 1725152 1.52% 91.27% # Number of instructions fetched each cycle (Total) 1312system.cpu1.fetch.rateDist::4 1418529 1.25% 92.51% # Number of instructions fetched each cycle (Total) 1313system.cpu1.fetch.rateDist::5 601242 0.53% 93.04% # Number of instructions fetched each cycle (Total) 1314system.cpu1.fetch.rateDist::6 1958088 1.72% 94.76% # Number of instructions fetched each cycle (Total) 1315system.cpu1.fetch.rateDist::7 436465 0.38% 95.15% # Number of instructions fetched each cycle (Total) 1316system.cpu1.fetch.rateDist::8 5523163 4.85% 100.00% # Number of instructions fetched each cycle (Total) 1317system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1318system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1319system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 1320system.cpu1.fetch.rateDist::total 113786982 # Number of instructions fetched each cycle (Total) 1321system.cpu1.fetch.branchRate 0.022048 # Number of branch fetches per cycle 1322system.cpu1.fetch.rate 0.150860 # Number of inst fetches per cycle 1323system.cpu1.decode.IdleCycles 20926147 # Number of cycles decode is idle 1324system.cpu1.decode.BlockedCycles 77797918 # Number of cycles decode is blocked 1325system.cpu1.decode.RunCycles 12266013 # Number of cycles decode is running 1326system.cpu1.decode.UnblockCycles 542191 # Number of cycles decode is unblocking 1327system.cpu1.decode.SquashCycles 2254713 # Number of cycles decode is squashing 1328system.cpu1.decode.BranchResolved 1149115 # Number of times decode resolved a branch 1329system.cpu1.decode.BranchMispred 100993 # Number of times decode detected a branch misprediction 1330system.cpu1.decode.DecodedInsts 71511004 # Number of instructions handled by decode 1331system.cpu1.decode.SquashedInsts 338807 # Number of squashed instructions handled by decode 1332system.cpu1.rename.SquashCycles 2254713 # Number of cycles rename is squashing 1333system.cpu1.rename.IdleCycles 22129407 # Number of cycles rename is idle 1334system.cpu1.rename.BlockCycles 32117603 # Number of cycles rename is blocking 1335system.cpu1.rename.serializeStallCycles 41299485 # count of cycles rename stalled for serializing inst 1336system.cpu1.rename.RunCycles 11510444 # Number of cycles rename is running 1337system.cpu1.rename.UnblockCycles 4475330 # Number of cycles rename is unblocking 1338system.cpu1.rename.RenamedInsts 67658360 # Number of instructions processed by rename 1339system.cpu1.rename.ROBFullEvents 19594 # Number of times rename has blocked due to ROB full 1340system.cpu1.rename.IQFullEvents 697706 # Number of times rename has blocked due to IQ full 1341system.cpu1.rename.LSQFullEvents 3178110 # Number of times rename has blocked due to LSQ full 1342system.cpu1.rename.FullRegisterEvents 32539 # Number of times there has been no free registers 1343system.cpu1.rename.RenamedOperands 70993653 # Number of destination operands rename has renamed 1344system.cpu1.rename.RenameLookups 310596355 # Number of register rename lookups that rename has made 1345system.cpu1.rename.int_rename_lookups 310537273 # Number of integer rename lookups 1346system.cpu1.rename.fp_rename_lookups 59082 # Number of floating rename lookups 1347system.cpu1.rename.CommittedMaps 50200074 # Number of HB maps that are committed 1348system.cpu1.rename.UndoneMaps 20793579 # Number of HB maps that are undone due to squashing 1349system.cpu1.rename.serializingInsts 474201 # count of serializing insts renamed 1350system.cpu1.rename.tempSerializingInsts 414075 # count of temporary serializing insts renamed 1351system.cpu1.rename.skidInsts 8134070 # count of insts added to the skid buffer 1352system.cpu1.memDep0.insertedLoads 12921007 # Number of loads inserted to the mem dependence unit. 1353system.cpu1.memDep0.insertedStores 8155176 # Number of stores inserted to the mem dependence unit. 1354system.cpu1.memDep0.conflictingLoads 1083797 # Number of conflicting loads. 1355system.cpu1.memDep0.conflictingStores 1589261 # Number of conflicting stores. 1356system.cpu1.iq.iqInstsAdded 62166896 # Number of instructions added to the IQ (excludes non-spec) 1357system.cpu1.iq.iqNonSpecInstsAdded 1195329 # Number of non-speculative instructions added to the IQ 1358system.cpu1.iq.iqInstsIssued 89153414 # Number of instructions issued 1359system.cpu1.iq.iqSquashedInstsIssued 99788 # Number of squashed instructions issued 1360system.cpu1.iq.iqSquashedInstsExamined 13746763 # Number of squashed instructions iterated over during squash; mainly for profiling 1361system.cpu1.iq.iqSquashedOperandsExamined 36760953 # Number of squashed operands that are examined and possibly removed from graph 1362system.cpu1.iq.iqSquashedNonSpecRemoved 275268 # Number of squashed non-spec instructions that were removed 1363system.cpu1.iq.issued_per_cycle::samples 113786982 # Number of insts issued each cycle 1364system.cpu1.iq.issued_per_cycle::mean 0.783512 # Number of insts issued each cycle 1365system.cpu1.iq.issued_per_cycle::stdev 1.519359 # Number of insts issued each cycle 1366system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1367system.cpu1.iq.issued_per_cycle::0 83183185 73.10% 73.10% # Number of insts issued each cycle 1368system.cpu1.iq.issued_per_cycle::1 8664055 7.61% 80.72% # Number of insts issued each cycle 1369system.cpu1.iq.issued_per_cycle::2 4355929 3.83% 84.55% # Number of insts issued each cycle 1370system.cpu1.iq.issued_per_cycle::3 3746204 3.29% 87.84% # Number of insts issued each cycle 1371system.cpu1.iq.issued_per_cycle::4 10471181 9.20% 97.04% # Number of insts issued each cycle 1372system.cpu1.iq.issued_per_cycle::5 1956933 1.72% 98.76% # Number of insts issued each cycle 1373system.cpu1.iq.issued_per_cycle::6 1074012 0.94% 99.71% # Number of insts issued each cycle 1374system.cpu1.iq.issued_per_cycle::7 258436 0.23% 99.93% # Number of insts issued each cycle 1375system.cpu1.iq.issued_per_cycle::8 77047 0.07% 100.00% # Number of insts issued each cycle 1376system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1377system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1378system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 1379system.cpu1.iq.issued_per_cycle::total 113786982 # Number of insts issued each cycle 1380system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1381system.cpu1.iq.fu_full::IntAlu 29283 0.37% 0.37% # attempts to use FU when none available 1382system.cpu1.iq.fu_full::IntMult 991 0.01% 0.38% # attempts to use FU when none available 1383system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.38% # attempts to use FU when none available 1384system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.38% # attempts to use FU when none available 1385system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.38% # attempts to use FU when none available 1386system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.38% # attempts to use FU when none available 1387system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.38% # attempts to use FU when none available 1388system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.38% # attempts to use FU when none available 1389system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.38% # attempts to use FU when none available 1390system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.38% # attempts to use FU when none available 1391system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.38% # attempts to use FU when none available 1392system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.38% # attempts to use FU when none available 1393system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.38% # attempts to use FU when none available 1394system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.38% # attempts to use FU when none available 1395system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.38% # attempts to use FU when none available 1396system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.38% # attempts to use FU when none available 1397system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.38% # attempts to use FU when none available 1398system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.38% # attempts to use FU when none available 1399system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.38% # attempts to use FU when none available 1400system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.38% # attempts to use FU when none available 1401system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.38% # attempts to use FU when none available 1402system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.38% # attempts to use FU when none available 1403system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.38% # attempts to use FU when none available 1404system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.38% # attempts to use FU when none available 1405system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.38% # attempts to use FU when none available 1406system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.38% # attempts to use FU when none available 1407system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.38% # attempts to use FU when none available 1408system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.38% # attempts to use FU when none available 1409system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.38% # attempts to use FU when none available 1410system.cpu1.iq.fu_full::MemRead 7571422 95.88% 96.27% # attempts to use FU when none available 1411system.cpu1.iq.fu_full::MemWrite 294824 3.73% 100.00% # attempts to use FU when none available 1412system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1413system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1414system.cpu1.iq.FU_type_0::No_OpClass 313997 0.35% 0.35% # Type of FU issued 1415system.cpu1.iq.FU_type_0::IntAlu 37493479 42.06% 42.41% # Type of FU issued 1416system.cpu1.iq.FU_type_0::IntMult 61246 0.07% 42.48% # Type of FU issued 1417system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.48% # Type of FU issued 1418system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.48% # Type of FU issued 1419system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.48% # Type of FU issued 1420system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.48% # Type of FU issued 1421system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.48% # Type of FU issued 1422system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.48% # Type of FU issued 1423system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.48% # Type of FU issued 1424system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.48% # Type of FU issued 1425system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.48% # Type of FU issued 1426system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.48% # Type of FU issued 1427system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.48% # Type of FU issued 1428system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.48% # Type of FU issued 1429system.cpu1.iq.FU_type_0::SimdMisc 11 0.00% 42.48% # Type of FU issued 1430system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.48% # Type of FU issued 1431system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.48% # Type of FU issued 1432system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 42.48% # Type of FU issued 1433system.cpu1.iq.FU_type_0::SimdShiftAcc 8 0.00% 42.48% # Type of FU issued 1434system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.48% # Type of FU issued 1435system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.48% # Type of FU issued 1436system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.48% # Type of FU issued 1437system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.48% # Type of FU issued 1438system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.48% # Type of FU issued 1439system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.48% # Type of FU issued 1440system.cpu1.iq.FU_type_0::SimdFloatMisc 1694 0.00% 42.48% # Type of FU issued 1441system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.48% # Type of FU issued 1442system.cpu1.iq.FU_type_0::SimdFloatMultAcc 8 0.00% 42.48% # Type of FU issued 1443system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.48% # Type of FU issued 1444system.cpu1.iq.FU_type_0::MemRead 43910750 49.25% 91.73% # Type of FU issued 1445system.cpu1.iq.FU_type_0::MemWrite 7372221 8.27% 100.00% # Type of FU issued 1446system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 1447system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 1448system.cpu1.iq.FU_type_0::total 89153414 # Type of FU issued 1449system.cpu1.iq.rate 0.217947 # Inst issue rate 1450system.cpu1.iq.fu_busy_cnt 7896520 # FU busy when requested 1451system.cpu1.iq.fu_busy_rate 0.088572 # FU busy rate (busy events/executed inst) 1452system.cpu1.iq.int_inst_queue_reads 300129512 # Number of integer instruction queue reads 1453system.cpu1.iq.int_inst_queue_writes 77117892 # Number of integer instruction queue writes 1454system.cpu1.iq.int_inst_queue_wakeup_accesses 54483079 # Number of integer instruction queue wakeup accesses 1455system.cpu1.iq.fp_inst_queue_reads 14896 # Number of floating instruction queue reads 1456system.cpu1.iq.fp_inst_queue_writes 8093 # Number of floating instruction queue writes 1457system.cpu1.iq.fp_inst_queue_wakeup_accesses 6803 # Number of floating instruction queue wakeup accesses 1458system.cpu1.iq.int_alu_accesses 96728092 # Number of integer alu accesses 1459system.cpu1.iq.fp_alu_accesses 7845 # Number of floating point alu accesses 1460system.cpu1.iew.lsq.thread0.forwLoads 354516 # Number of loads that had data forwarded from stores 1461system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 1462system.cpu1.iew.lsq.thread0.squashedLoads 2925065 # Number of loads squashed 1463system.cpu1.iew.lsq.thread0.ignoredResponses 4096 # Number of memory responses ignored because the instruction is squashed 1464system.cpu1.iew.lsq.thread0.memOrderViolation 17562 # Number of memory ordering violations 1465system.cpu1.iew.lsq.thread0.squashedStores 1131401 # Number of stores squashed 1466system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 1467system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 1468system.cpu1.iew.lsq.thread0.rescheduledLoads 31964883 # Number of loads that were rescheduled 1469system.cpu1.iew.lsq.thread0.cacheBlocked 695794 # Number of times an access to memory failed due to the cache being blocked 1470system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 1471system.cpu1.iew.iewSquashCycles 2254713 # Number of cycles IEW is squashing 1472system.cpu1.iew.iewBlockCycles 24187633 # Number of cycles IEW is blocking 1473system.cpu1.iew.iewUnblockCycles 367329 # Number of cycles IEW is unblocking 1474system.cpu1.iew.iewDispatchedInsts 63466208 # Number of instructions dispatched to IQ 1475system.cpu1.iew.iewDispSquashedInsts 114663 # Number of squashed instructions skipped by dispatch 1476system.cpu1.iew.iewDispLoadInsts 12921007 # Number of dispatched load instructions 1477system.cpu1.iew.iewDispStoreInsts 8155176 # Number of dispatched store instructions 1478system.cpu1.iew.iewDispNonSpecInsts 887376 # Number of dispatched non-speculative instructions 1479system.cpu1.iew.iewIQFullEvents 69283 # Number of times the IQ has become full, causing a stall 1480system.cpu1.iew.iewLSQFullEvents 3741 # Number of times the LSQ has become full, causing a stall 1481system.cpu1.iew.memOrderViolationEvents 17562 # Number of memory order violations 1482system.cpu1.iew.predictedTakenIncorrect 208254 # Number of branches that were predicted taken incorrectly 1483system.cpu1.iew.predictedNotTakenIncorrect 160111 # Number of branches that were predicted not taken incorrectly 1484system.cpu1.iew.branchMispredicts 368365 # Number of branch mispredicts detected at execute 1485system.cpu1.iew.iewExecutedInsts 87428231 # Number of executed instructions 1486system.cpu1.iew.iewExecLoadInsts 43415449 # Number of load instructions executed 1487system.cpu1.iew.iewExecSquashedInsts 1725183 # Number of squashed instructions skipped in execute 1488system.cpu1.iew.exec_swp 0 # number of swp insts executed 1489system.cpu1.iew.exec_nop 103983 # number of nop insts executed 1490system.cpu1.iew.exec_refs 50722611 # number of memory reference insts executed 1491system.cpu1.iew.exec_branches 7090027 # Number of branches executed 1492system.cpu1.iew.exec_stores 7307162 # Number of stores executed 1493system.cpu1.iew.exec_rate 0.213729 # Inst execution rate 1494system.cpu1.iew.wb_sent 86641966 # cumulative count of insts sent to commit 1495system.cpu1.iew.wb_count 54489882 # cumulative count of insts written-back 1496system.cpu1.iew.wb_producers 30361493 # num instructions producing a value 1497system.cpu1.iew.wb_consumers 54263873 # num instructions consuming a value 1498system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 1499system.cpu1.iew.wb_rate 0.133207 # insts written-back per cycle 1500system.cpu1.iew.wb_fanout 0.559516 # average fanout of values written-back 1501system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 1502system.cpu1.commit.commitSquashedInsts 13678793 # The number of squashed insts skipped by commit 1503system.cpu1.commit.commitNonSpecStalls 920061 # The number of times commit has been forced to stall to communicate backwards 1504system.cpu1.commit.branchMispredicts 321962 # The number of times a branch was mispredicted 1505system.cpu1.commit.committed_per_cycle::samples 111532269 # Number of insts commited each cycle 1506system.cpu1.commit.committed_per_cycle::mean 0.442230 # Number of insts commited each cycle 1507system.cpu1.commit.committed_per_cycle::stdev 1.412276 # Number of insts commited each cycle 1508system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 1509system.cpu1.commit.committed_per_cycle::0 94330377 84.58% 84.58% # Number of insts commited each cycle 1510system.cpu1.commit.committed_per_cycle::1 8440609 7.57% 92.14% # Number of insts commited each cycle 1511system.cpu1.commit.committed_per_cycle::2 2214130 1.99% 94.13% # Number of insts commited each cycle 1512system.cpu1.commit.committed_per_cycle::3 1297536 1.16% 95.29% # Number of insts commited each cycle 1513system.cpu1.commit.committed_per_cycle::4 1275593 1.14% 96.44% # Number of insts commited each cycle 1514system.cpu1.commit.committed_per_cycle::5 591609 0.53% 96.97% # Number of insts commited each cycle 1515system.cpu1.commit.committed_per_cycle::6 995873 0.89% 97.86% # Number of insts commited each cycle 1516system.cpu1.commit.committed_per_cycle::7 566603 0.51% 98.37% # Number of insts commited each cycle 1517system.cpu1.commit.committed_per_cycle::8 1819939 1.63% 100.00% # Number of insts commited each cycle 1518system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 1519system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 1520system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 1521system.cpu1.commit.committed_per_cycle::total 111532269 # Number of insts commited each cycle 1522system.cpu1.commit.committedInsts 38948804 # Number of instructions committed 1523system.cpu1.commit.committedOps 49322865 # Number of ops (including micro ops) committed 1524system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 1525system.cpu1.commit.refs 17019717 # Number of memory references committed 1526system.cpu1.commit.loads 9995942 # Number of loads committed 1527system.cpu1.commit.membars 202353 # Number of memory barriers committed 1528system.cpu1.commit.branches 6138218 # Number of branches committed 1529system.cpu1.commit.fp_insts 6758 # Number of committed floating point instructions. 1530system.cpu1.commit.int_insts 43713249 # Number of committed integer instructions. 1531system.cpu1.commit.function_calls 556359 # Number of function calls committed. 1532system.cpu1.commit.bw_lim_events 1819939 # number cycles where commit BW limit reached 1533system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits 1534system.cpu1.rob.rob_reads 171599349 # The number of ROB reads 1535system.cpu1.rob.rob_writes 128350222 # The number of ROB writes 1536system.cpu1.timesIdled 1423694 # Number of times that the entire CPU went into an idle state and unscheduled itself 1537system.cpu1.idleCycles 295273987 # Total number of cycles that the CPU has spent unscheduled due to idling 1538system.cpu1.quiesceCycles 4796667155 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 1539system.cpu1.committedInsts 38879165 # Number of Instructions Simulated 1540system.cpu1.committedOps 49253226 # Number of Ops (including micro ops) Simulated 1541system.cpu1.committedInsts_total 38879165 # Number of Instructions Simulated 1542system.cpu1.cpi 10.521341 # CPI: Cycles Per Instruction 1543system.cpu1.cpi_total 10.521341 # CPI: Total CPI of All Threads 1544system.cpu1.ipc 0.095045 # IPC: Instructions Per Cycle 1545system.cpu1.ipc_total 0.095045 # IPC: Total IPC of All Threads 1546system.cpu1.int_regfile_reads 391632222 # number of integer regfile reads 1547system.cpu1.int_regfile_writes 56613239 # number of integer regfile writes 1548system.cpu1.fp_regfile_reads 4857 # number of floating regfile reads 1549system.cpu1.fp_regfile_writes 2306 # number of floating regfile writes 1550system.cpu1.misc_regfile_reads 19006571 # number of misc regfile reads 1551system.cpu1.misc_regfile_writes 429961 # number of misc regfile writes 1552system.cpu1.icache.replacements 614526 # number of replacements 1553system.cpu1.icache.tagsinuse 498.795598 # Cycle average of tags in use 1554system.cpu1.icache.total_refs 7119619 # Total number of references to valid blocks. 1555system.cpu1.icache.sampled_refs 615038 # Sample count of references to valid blocks. 1556system.cpu1.icache.avg_refs 11.575901 # Average number of references to valid blocks. 1557system.cpu1.icache.warmup_cycle 74541182500 # Cycle when the warmup percentage was hit. 1558system.cpu1.icache.occ_blocks::cpu1.inst 498.795598 # Average occupied blocks per requestor 1559system.cpu1.icache.occ_percent::cpu1.inst 0.974210 # Average percentage of cache occupancy 1560system.cpu1.icache.occ_percent::total 0.974210 # Average percentage of cache occupancy 1561system.cpu1.icache.ReadReq_hits::cpu1.inst 7119619 # number of ReadReq hits 1562system.cpu1.icache.ReadReq_hits::total 7119619 # number of ReadReq hits 1563system.cpu1.icache.demand_hits::cpu1.inst 7119619 # number of demand (read+write) hits 1564system.cpu1.icache.demand_hits::total 7119619 # number of demand (read+write) hits 1565system.cpu1.icache.overall_hits::cpu1.inst 7119619 # number of overall hits 1566system.cpu1.icache.overall_hits::total 7119619 # number of overall hits 1567system.cpu1.icache.ReadReq_misses::cpu1.inst 661683 # number of ReadReq misses 1568system.cpu1.icache.ReadReq_misses::total 661683 # number of ReadReq misses 1569system.cpu1.icache.demand_misses::cpu1.inst 661683 # number of demand (read+write) misses 1570system.cpu1.icache.demand_misses::total 661683 # number of demand (read+write) misses 1571system.cpu1.icache.overall_misses::cpu1.inst 661683 # number of overall misses 1572system.cpu1.icache.overall_misses::total 661683 # number of overall misses 1573system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8857903496 # number of ReadReq miss cycles 1574system.cpu1.icache.ReadReq_miss_latency::total 8857903496 # number of ReadReq miss cycles 1575system.cpu1.icache.demand_miss_latency::cpu1.inst 8857903496 # number of demand (read+write) miss cycles 1576system.cpu1.icache.demand_miss_latency::total 8857903496 # number of demand (read+write) miss cycles 1577system.cpu1.icache.overall_miss_latency::cpu1.inst 8857903496 # number of overall miss cycles 1578system.cpu1.icache.overall_miss_latency::total 8857903496 # number of overall miss cycles 1579system.cpu1.icache.ReadReq_accesses::cpu1.inst 7781302 # number of ReadReq accesses(hits+misses) 1580system.cpu1.icache.ReadReq_accesses::total 7781302 # number of ReadReq accesses(hits+misses) 1581system.cpu1.icache.demand_accesses::cpu1.inst 7781302 # number of demand (read+write) accesses 1582system.cpu1.icache.demand_accesses::total 7781302 # number of demand (read+write) accesses 1583system.cpu1.icache.overall_accesses::cpu1.inst 7781302 # number of overall (read+write) accesses 1584system.cpu1.icache.overall_accesses::total 7781302 # number of overall (read+write) accesses 1585system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.085035 # miss rate for ReadReq accesses 1586system.cpu1.icache.ReadReq_miss_rate::total 0.085035 # miss rate for ReadReq accesses 1587system.cpu1.icache.demand_miss_rate::cpu1.inst 0.085035 # miss rate for demand accesses 1588system.cpu1.icache.demand_miss_rate::total 0.085035 # miss rate for demand accesses 1589system.cpu1.icache.overall_miss_rate::cpu1.inst 0.085035 # miss rate for overall accesses 1590system.cpu1.icache.overall_miss_rate::total 0.085035 # miss rate for overall accesses 1591system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13386.929233 # average ReadReq miss latency 1592system.cpu1.icache.ReadReq_avg_miss_latency::total 13386.929233 # average ReadReq miss latency 1593system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13386.929233 # average overall miss latency 1594system.cpu1.icache.demand_avg_miss_latency::total 13386.929233 # average overall miss latency 1595system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13386.929233 # average overall miss latency 1596system.cpu1.icache.overall_avg_miss_latency::total 13386.929233 # average overall miss latency 1597system.cpu1.icache.blocked_cycles::no_mshrs 2804 # number of cycles access was blocked 1598system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1599system.cpu1.icache.blocked::no_mshrs 188 # number of cycles access was blocked 1600system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 1601system.cpu1.icache.avg_blocked_cycles::no_mshrs 14.914894 # average number of cycles each access was blocked 1602system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1603system.cpu1.icache.fast_writes 0 # number of fast writes performed 1604system.cpu1.icache.cache_copies 0 # number of cache copies performed 1605system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 46618 # number of ReadReq MSHR hits 1606system.cpu1.icache.ReadReq_mshr_hits::total 46618 # number of ReadReq MSHR hits 1607system.cpu1.icache.demand_mshr_hits::cpu1.inst 46618 # number of demand (read+write) MSHR hits 1608system.cpu1.icache.demand_mshr_hits::total 46618 # number of demand (read+write) MSHR hits 1609system.cpu1.icache.overall_mshr_hits::cpu1.inst 46618 # number of overall MSHR hits 1610system.cpu1.icache.overall_mshr_hits::total 46618 # number of overall MSHR hits 1611system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 615065 # number of ReadReq MSHR misses 1612system.cpu1.icache.ReadReq_mshr_misses::total 615065 # number of ReadReq MSHR misses 1613system.cpu1.icache.demand_mshr_misses::cpu1.inst 615065 # number of demand (read+write) MSHR misses 1614system.cpu1.icache.demand_mshr_misses::total 615065 # number of demand (read+write) MSHR misses 1615system.cpu1.icache.overall_mshr_misses::cpu1.inst 615065 # number of overall MSHR misses 1616system.cpu1.icache.overall_mshr_misses::total 615065 # number of overall MSHR misses 1617system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7253593996 # number of ReadReq MSHR miss cycles 1618system.cpu1.icache.ReadReq_mshr_miss_latency::total 7253593996 # number of ReadReq MSHR miss cycles 1619system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7253593996 # number of demand (read+write) MSHR miss cycles 1620system.cpu1.icache.demand_mshr_miss_latency::total 7253593996 # number of demand (read+write) MSHR miss cycles 1621system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7253593996 # number of overall MSHR miss cycles 1622system.cpu1.icache.overall_mshr_miss_latency::total 7253593996 # number of overall MSHR miss cycles 1623system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2902500 # number of ReadReq MSHR uncacheable cycles 1624system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2902500 # number of ReadReq MSHR uncacheable cycles 1625system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2902500 # number of overall MSHR uncacheable cycles 1626system.cpu1.icache.overall_mshr_uncacheable_latency::total 2902500 # number of overall MSHR uncacheable cycles 1627system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.079044 # mshr miss rate for ReadReq accesses 1628system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.079044 # mshr miss rate for ReadReq accesses 1629system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.079044 # mshr miss rate for demand accesses 1630system.cpu1.icache.demand_mshr_miss_rate::total 0.079044 # mshr miss rate for demand accesses 1631system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.079044 # mshr miss rate for overall accesses 1632system.cpu1.icache.overall_mshr_miss_rate::total 0.079044 # mshr miss rate for overall accesses 1633system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11793.215345 # average ReadReq mshr miss latency 1634system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11793.215345 # average ReadReq mshr miss latency 1635system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11793.215345 # average overall mshr miss latency 1636system.cpu1.icache.demand_avg_mshr_miss_latency::total 11793.215345 # average overall mshr miss latency 1637system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11793.215345 # average overall mshr miss latency 1638system.cpu1.icache.overall_avg_mshr_miss_latency::total 11793.215345 # average overall mshr miss latency 1639system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 1640system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1641system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 1642system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1643system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 1644system.cpu1.dcache.replacements 363115 # number of replacements 1645system.cpu1.dcache.tagsinuse 487.216470 # Cycle average of tags in use 1646system.cpu1.dcache.total_refs 13089737 # Total number of references to valid blocks. 1647system.cpu1.dcache.sampled_refs 363478 # Sample count of references to valid blocks. 1648system.cpu1.dcache.avg_refs 36.012460 # Average number of references to valid blocks. 1649system.cpu1.dcache.warmup_cycle 70648399000 # Cycle when the warmup percentage was hit. 1650system.cpu1.dcache.occ_blocks::cpu1.data 487.216470 # Average occupied blocks per requestor 1651system.cpu1.dcache.occ_percent::cpu1.data 0.951595 # Average percentage of cache occupancy 1652system.cpu1.dcache.occ_percent::total 0.951595 # Average percentage of cache occupancy 1653system.cpu1.dcache.ReadReq_hits::cpu1.data 8556277 # number of ReadReq hits 1654system.cpu1.dcache.ReadReq_hits::total 8556277 # number of ReadReq hits 1655system.cpu1.dcache.WriteReq_hits::cpu1.data 4290501 # number of WriteReq hits 1656system.cpu1.dcache.WriteReq_hits::total 4290501 # number of WriteReq hits 1657system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 104307 # number of LoadLockedReq hits 1658system.cpu1.dcache.LoadLockedReq_hits::total 104307 # number of LoadLockedReq hits 1659system.cpu1.dcache.StoreCondReq_hits::cpu1.data 100808 # number of StoreCondReq hits 1660system.cpu1.dcache.StoreCondReq_hits::total 100808 # number of StoreCondReq hits 1661system.cpu1.dcache.demand_hits::cpu1.data 12846778 # number of demand (read+write) hits 1662system.cpu1.dcache.demand_hits::total 12846778 # number of demand (read+write) hits 1663system.cpu1.dcache.overall_hits::cpu1.data 12846778 # number of overall hits 1664system.cpu1.dcache.overall_hits::total 12846778 # number of overall hits 1665system.cpu1.dcache.ReadReq_misses::cpu1.data 401782 # number of ReadReq misses 1666system.cpu1.dcache.ReadReq_misses::total 401782 # number of ReadReq misses 1667system.cpu1.dcache.WriteReq_misses::cpu1.data 1563319 # number of WriteReq misses 1668system.cpu1.dcache.WriteReq_misses::total 1563319 # number of WriteReq misses 1669system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14178 # number of LoadLockedReq misses 1670system.cpu1.dcache.LoadLockedReq_misses::total 14178 # number of LoadLockedReq misses 1671system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10904 # number of StoreCondReq misses 1672system.cpu1.dcache.StoreCondReq_misses::total 10904 # number of StoreCondReq misses 1673system.cpu1.dcache.demand_misses::cpu1.data 1965101 # number of demand (read+write) misses 1674system.cpu1.dcache.demand_misses::total 1965101 # number of demand (read+write) misses 1675system.cpu1.dcache.overall_misses::cpu1.data 1965101 # number of overall misses 1676system.cpu1.dcache.overall_misses::total 1965101 # number of overall misses 1677system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6025006500 # number of ReadReq miss cycles 1678system.cpu1.dcache.ReadReq_miss_latency::total 6025006500 # number of ReadReq miss cycles 1679system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 64041163497 # number of WriteReq miss cycles 1680system.cpu1.dcache.WriteReq_miss_latency::total 64041163497 # number of WriteReq miss cycles 1681system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 131124500 # number of LoadLockedReq miss cycles 1682system.cpu1.dcache.LoadLockedReq_miss_latency::total 131124500 # number of LoadLockedReq miss cycles 1683system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 58523500 # number of StoreCondReq miss cycles 1684system.cpu1.dcache.StoreCondReq_miss_latency::total 58523500 # number of StoreCondReq miss cycles 1685system.cpu1.dcache.demand_miss_latency::cpu1.data 70066169997 # number of demand (read+write) miss cycles 1686system.cpu1.dcache.demand_miss_latency::total 70066169997 # number of demand (read+write) miss cycles 1687system.cpu1.dcache.overall_miss_latency::cpu1.data 70066169997 # number of overall miss cycles 1688system.cpu1.dcache.overall_miss_latency::total 70066169997 # number of overall miss cycles 1689system.cpu1.dcache.ReadReq_accesses::cpu1.data 8958059 # number of ReadReq accesses(hits+misses) 1690system.cpu1.dcache.ReadReq_accesses::total 8958059 # number of ReadReq accesses(hits+misses) 1691system.cpu1.dcache.WriteReq_accesses::cpu1.data 5853820 # number of WriteReq accesses(hits+misses) 1692system.cpu1.dcache.WriteReq_accesses::total 5853820 # number of WriteReq accesses(hits+misses) 1693system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 118485 # number of LoadLockedReq accesses(hits+misses) 1694system.cpu1.dcache.LoadLockedReq_accesses::total 118485 # number of LoadLockedReq accesses(hits+misses) 1695system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 111712 # number of StoreCondReq accesses(hits+misses) 1696system.cpu1.dcache.StoreCondReq_accesses::total 111712 # number of StoreCondReq accesses(hits+misses) 1697system.cpu1.dcache.demand_accesses::cpu1.data 14811879 # number of demand (read+write) accesses 1698system.cpu1.dcache.demand_accesses::total 14811879 # number of demand (read+write) accesses 1699system.cpu1.dcache.overall_accesses::cpu1.data 14811879 # number of overall (read+write) accesses 1700system.cpu1.dcache.overall_accesses::total 14811879 # number of overall (read+write) accesses 1701system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.044851 # miss rate for ReadReq accesses 1702system.cpu1.dcache.ReadReq_miss_rate::total 0.044851 # miss rate for ReadReq accesses 1703system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.267060 # miss rate for WriteReq accesses 1704system.cpu1.dcache.WriteReq_miss_rate::total 0.267060 # miss rate for WriteReq accesses 1705system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.119661 # miss rate for LoadLockedReq accesses 1706system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.119661 # miss rate for LoadLockedReq accesses 1707system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.097608 # miss rate for StoreCondReq accesses 1708system.cpu1.dcache.StoreCondReq_miss_rate::total 0.097608 # miss rate for StoreCondReq accesses 1709system.cpu1.dcache.demand_miss_rate::cpu1.data 0.132671 # miss rate for demand accesses 1710system.cpu1.dcache.demand_miss_rate::total 0.132671 # miss rate for demand accesses 1711system.cpu1.dcache.overall_miss_rate::cpu1.data 0.132671 # miss rate for overall accesses 1712system.cpu1.dcache.overall_miss_rate::total 0.132671 # miss rate for overall accesses 1713system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14995.710360 # average ReadReq miss latency 1714system.cpu1.dcache.ReadReq_avg_miss_latency::total 14995.710360 # average ReadReq miss latency 1715system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 40964.872491 # average WriteReq miss latency 1716system.cpu1.dcache.WriteReq_avg_miss_latency::total 40964.872491 # average WriteReq miss latency 1717system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9248.448300 # average LoadLockedReq miss latency 1718system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9248.448300 # average LoadLockedReq miss latency 1719system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5367.158841 # average StoreCondReq miss latency 1720system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5367.158841 # average StoreCondReq miss latency 1721system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35655.251306 # average overall miss latency 1722system.cpu1.dcache.demand_avg_miss_latency::total 35655.251306 # average overall miss latency 1723system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35655.251306 # average overall miss latency 1724system.cpu1.dcache.overall_avg_miss_latency::total 35655.251306 # average overall miss latency 1725system.cpu1.dcache.blocked_cycles::no_mshrs 28539 # number of cycles access was blocked 1726system.cpu1.dcache.blocked_cycles::no_targets 15177 # number of cycles access was blocked 1727system.cpu1.dcache.blocked::no_mshrs 3269 # number of cycles access was blocked 1728system.cpu1.dcache.blocked::no_targets 166 # number of cycles access was blocked 1729system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.730193 # average number of cycles each access was blocked 1730system.cpu1.dcache.avg_blocked_cycles::no_targets 91.427711 # average number of cycles each access was blocked 1731system.cpu1.dcache.fast_writes 0 # number of fast writes performed 1732system.cpu1.dcache.cache_copies 0 # number of cache copies performed 1733system.cpu1.dcache.writebacks::writebacks 327455 # number of writebacks 1734system.cpu1.dcache.writebacks::total 327455 # number of writebacks 1735system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 170587 # number of ReadReq MSHR hits 1736system.cpu1.dcache.ReadReq_mshr_hits::total 170587 # number of ReadReq MSHR hits 1737system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1400204 # number of WriteReq MSHR hits 1738system.cpu1.dcache.WriteReq_mshr_hits::total 1400204 # number of WriteReq MSHR hits 1739system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1432 # number of LoadLockedReq MSHR hits 1740system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1432 # number of LoadLockedReq MSHR hits 1741system.cpu1.dcache.demand_mshr_hits::cpu1.data 1570791 # number of demand (read+write) MSHR hits 1742system.cpu1.dcache.demand_mshr_hits::total 1570791 # number of demand (read+write) MSHR hits 1743system.cpu1.dcache.overall_mshr_hits::cpu1.data 1570791 # number of overall MSHR hits 1744system.cpu1.dcache.overall_mshr_hits::total 1570791 # number of overall MSHR hits 1745system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 231195 # number of ReadReq MSHR misses 1746system.cpu1.dcache.ReadReq_mshr_misses::total 231195 # number of ReadReq MSHR misses 1747system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 163115 # number of WriteReq MSHR misses 1748system.cpu1.dcache.WriteReq_mshr_misses::total 163115 # number of WriteReq MSHR misses 1749system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12746 # number of LoadLockedReq MSHR misses 1750system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12746 # number of LoadLockedReq MSHR misses 1751system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10902 # number of StoreCondReq MSHR misses 1752system.cpu1.dcache.StoreCondReq_mshr_misses::total 10902 # number of StoreCondReq MSHR misses 1753system.cpu1.dcache.demand_mshr_misses::cpu1.data 394310 # number of demand (read+write) MSHR misses 1754system.cpu1.dcache.demand_mshr_misses::total 394310 # number of demand (read+write) MSHR misses 1755system.cpu1.dcache.overall_mshr_misses::cpu1.data 394310 # number of overall MSHR misses 1756system.cpu1.dcache.overall_mshr_misses::total 394310 # number of overall MSHR misses 1757system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2860496500 # number of ReadReq MSHR miss cycles 1758system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2860496500 # number of ReadReq MSHR miss cycles 1759system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5258978708 # number of WriteReq MSHR miss cycles 1760system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5258978708 # number of WriteReq MSHR miss cycles 1761system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 89750500 # number of LoadLockedReq MSHR miss cycles 1762system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 89750500 # number of LoadLockedReq MSHR miss cycles 1763system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 36721500 # number of StoreCondReq MSHR miss cycles 1764system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 36721500 # number of StoreCondReq MSHR miss cycles 1765system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 1000 # number of StoreCondFailReq MSHR miss cycles 1766system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles 1767system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8119475208 # number of demand (read+write) MSHR miss cycles 1768system.cpu1.dcache.demand_mshr_miss_latency::total 8119475208 # number of demand (read+write) MSHR miss cycles 1769system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8119475208 # number of overall MSHR miss cycles 1770system.cpu1.dcache.overall_mshr_miss_latency::total 8119475208 # number of overall MSHR miss cycles 1771system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 169298302500 # number of ReadReq MSHR uncacheable cycles 1772system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 169298302500 # number of ReadReq MSHR uncacheable cycles 1773system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 27190030960 # number of WriteReq MSHR uncacheable cycles 1774system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 27190030960 # number of WriteReq MSHR uncacheable cycles 1775system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 196488333460 # number of overall MSHR uncacheable cycles 1776system.cpu1.dcache.overall_mshr_uncacheable_latency::total 196488333460 # number of overall MSHR uncacheable cycles 1777system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025809 # mshr miss rate for ReadReq accesses 1778system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.025809 # mshr miss rate for ReadReq accesses 1779system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027865 # mshr miss rate for WriteReq accesses 1780system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027865 # mshr miss rate for WriteReq accesses 1781system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.107575 # mshr miss rate for LoadLockedReq accesses 1782system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.107575 # mshr miss rate for LoadLockedReq accesses 1783system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.097590 # mshr miss rate for StoreCondReq accesses 1784system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.097590 # mshr miss rate for StoreCondReq accesses 1785system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026621 # mshr miss rate for demand accesses 1786system.cpu1.dcache.demand_mshr_miss_rate::total 0.026621 # mshr miss rate for demand accesses 1787system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026621 # mshr miss rate for overall accesses 1788system.cpu1.dcache.overall_mshr_miss_rate::total 0.026621 # mshr miss rate for overall accesses 1789system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12372.657281 # average ReadReq mshr miss latency 1790system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12372.657281 # average ReadReq mshr miss latency 1791system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32240.926389 # average WriteReq mshr miss latency 1792system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32240.926389 # average WriteReq mshr miss latency 1793system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7041.463989 # average LoadLockedReq mshr miss latency 1794system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7041.463989 # average LoadLockedReq mshr miss latency 1795system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3368.326912 # average StoreCondReq mshr miss latency 1796system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3368.326912 # average StoreCondReq mshr miss latency 1797system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 1798system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 1799system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20591.603581 # average overall mshr miss latency 1800system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20591.603581 # average overall mshr miss latency 1801system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20591.603581 # average overall mshr miss latency 1802system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20591.603581 # average overall mshr miss latency 1803system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 1804system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1805system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 1806system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1807system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 1808system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1809system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1810system.iocache.replacements 0 # number of replacements 1811system.iocache.tagsinuse 0 # Cycle average of tags in use 1812system.iocache.total_refs 0 # Total number of references to valid blocks. 1813system.iocache.sampled_refs 0 # Sample count of references to valid blocks. 1814system.iocache.avg_refs nan # Average number of references to valid blocks. 1815system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 1816system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1817system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1818system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked 1819system.iocache.blocked::no_targets 0 # number of cycles access was blocked 1820system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1821system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1822system.iocache.fast_writes 0 # number of fast writes performed 1823system.iocache.cache_copies 0 # number of cache copies performed 1824system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1162989936366 # number of ReadReq MSHR uncacheable cycles 1825system.iocache.ReadReq_mshr_uncacheable_latency::total 1162989936366 # number of ReadReq MSHR uncacheable cycles 1826system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1162989936366 # number of overall MSHR uncacheable cycles 1827system.iocache.overall_mshr_uncacheable_latency::total 1162989936366 # number of overall MSHR uncacheable cycles 1828system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency 1829system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1830system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency 1831system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1832system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 1833system.cpu0.kern.inst.arm 0 # number of arm instructions executed 1834system.cpu0.kern.inst.quiesce 43794 # number of quiesce instructions executed 1835system.cpu1.kern.inst.arm 0 # number of arm instructions executed 1836system.cpu1.kern.inst.quiesce 53929 # number of quiesce instructions executed 1837 1838---------- End Simulation Statistics ---------- 1839