stats.txt revision 10036
15703SN/A 25703SN/A---------- Begin Simulation Statistics ---------- 39978Sandreas.hansson@arm.comsim_seconds 1.860198 # Number of seconds simulated 49988Snilay@cs.wisc.edusim_ticks 1860197780500 # Number of ticks simulated 59988Snilay@cs.wisc.edufinal_tick 1860197780500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 65703SN/Asim_freq 1000000000000 # Frequency of simulated ticks 710036SAli.Saidi@ARM.comhost_inst_rate 153122 # Simulator instruction rate (inst/s) 810036SAli.Saidi@ARM.comhost_op_rate 153122 # Simulator op (including micro ops) rate (op/s) 910036SAli.Saidi@ARM.comhost_tick_rate 5376333902 # Simulator tick rate (ticks/s) 1010036SAli.Saidi@ARM.comhost_mem_usage 310876 # Number of bytes of host memory used 1110036SAli.Saidi@ARM.comhost_seconds 346.00 # Real time elapsed on the host 129988Snilay@cs.wisc.edusim_insts 52979882 # Number of instructions simulated 139988Snilay@cs.wisc.edusim_ops 52979882 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 169988Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.inst 963968 # Number of bytes read from this memory 179988Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.data 24878976 # Number of bytes read from this memory 189729Sandreas.hansson@arm.comsystem.physmem.bytes_read::tsunami.ide 2652288 # Number of bytes read from this memory 199988Snilay@cs.wisc.edusystem.physmem.bytes_read::total 28495232 # Number of bytes read from this memory 209988Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu.inst 963968 # Number of instructions bytes read from this memory 219988Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 963968 # Number of instructions bytes read from this memory 229988Snilay@cs.wisc.edusystem.physmem.bytes_written::writebacks 7515456 # Number of bytes written to this memory 239988Snilay@cs.wisc.edusystem.physmem.bytes_written::total 7515456 # Number of bytes written to this memory 249988Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.inst 15062 # Number of read requests responded to by this memory 259988Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.data 388734 # Number of read requests responded to by this memory 269729Sandreas.hansson@arm.comsystem.physmem.num_reads::tsunami.ide 41442 # Number of read requests responded to by this memory 279988Snilay@cs.wisc.edusystem.physmem.num_reads::total 445238 # Number of read requests responded to by this memory 289988Snilay@cs.wisc.edusystem.physmem.num_writes::writebacks 117429 # Number of write requests responded to by this memory 299988Snilay@cs.wisc.edusystem.physmem.num_writes::total 117429 # Number of write requests responded to by this memory 309988Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.inst 518207 # Total read bandwidth from this memory (bytes/s) 319988Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.data 13374371 # Total read bandwidth from this memory (bytes/s) 329978Sandreas.hansson@arm.comsystem.physmem.bw_read::tsunami.ide 1425810 # Total read bandwidth from this memory (bytes/s) 339988Snilay@cs.wisc.edusystem.physmem.bw_read::total 15318388 # Total read bandwidth from this memory (bytes/s) 349988Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu.inst 518207 # Instruction read bandwidth from this memory (bytes/s) 359988Snilay@cs.wisc.edusystem.physmem.bw_inst_read::total 518207 # Instruction read bandwidth from this memory (bytes/s) 369988Snilay@cs.wisc.edusystem.physmem.bw_write::writebacks 4040138 # Write bandwidth from this memory (bytes/s) 379988Snilay@cs.wisc.edusystem.physmem.bw_write::total 4040138 # Write bandwidth from this memory (bytes/s) 389988Snilay@cs.wisc.edusystem.physmem.bw_total::writebacks 4040138 # Total bandwidth to/from this memory (bytes/s) 399988Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.inst 518207 # Total bandwidth to/from this memory (bytes/s) 409988Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.data 13374371 # Total bandwidth to/from this memory (bytes/s) 419978Sandreas.hansson@arm.comsystem.physmem.bw_total::tsunami.ide 1425810 # Total bandwidth to/from this memory (bytes/s) 429988Snilay@cs.wisc.edusystem.physmem.bw_total::total 19358526 # Total bandwidth to/from this memory (bytes/s) 439988Snilay@cs.wisc.edusystem.physmem.readReqs 445238 # Number of read requests accepted 449988Snilay@cs.wisc.edusystem.physmem.writeReqs 117429 # Number of write requests accepted 459988Snilay@cs.wisc.edusystem.physmem.readBursts 445238 # Number of DRAM read bursts, including those serviced by the write queue 469988Snilay@cs.wisc.edusystem.physmem.writeBursts 117429 # Number of DRAM write bursts, including those merged in the write queue 479988Snilay@cs.wisc.edusystem.physmem.bytesReadDRAM 28492032 # Total number of bytes read from DRAM 489988Snilay@cs.wisc.edusystem.physmem.bytesReadWrQ 3200 # Total number of bytes read from write queue 499988Snilay@cs.wisc.edusystem.physmem.bytesWritten 7514752 # Total number of bytes written to DRAM 509988Snilay@cs.wisc.edusystem.physmem.bytesReadSys 28495232 # Total read bytes from the system interface side 519988Snilay@cs.wisc.edusystem.physmem.bytesWrittenSys 7515456 # Total written bytes from the system interface side 529988Snilay@cs.wisc.edusystem.physmem.servicedByWrQ 50 # Number of DRAM read bursts serviced by the write queue 539978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 549988Snilay@cs.wisc.edusystem.physmem.neitherReadNorWriteReqs 179 # Number of requests that are neither read nor write 559978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 28229 # Per bank write bursts 569978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 27970 # Per bank write bursts 579988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::2 28433 # Per bank write bursts 589988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::3 28029 # Per bank write bursts 599988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::4 27802 # Per bank write bursts 609988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::5 27222 # Per bank write bursts 619978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 27248 # Per bank write bursts 629988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::7 27296 # Per bank write bursts 639988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::8 27665 # Per bank write bursts 649988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::9 27395 # Per bank write bursts 659988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::10 27922 # Per bank write bursts 669988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::11 27539 # Per bank write bursts 679988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::12 27561 # Per bank write bursts 689988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::13 28227 # Per bank write bursts 699988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::14 28327 # Per bank write bursts 709988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::15 28323 # Per bank write bursts 719988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::0 7932 # Per bank write bursts 729988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::1 7497 # Per bank write bursts 739988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::2 7944 # Per bank write bursts 749978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 7517 # Per bank write bursts 759988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::4 7343 # Per bank write bursts 769988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::5 6680 # Per bank write bursts 779988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::6 6761 # Per bank write bursts 789988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::7 6683 # Per bank write bursts 799988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::8 7104 # Per bank write bursts 809988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::9 6801 # Per bank write bursts 819988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::10 7313 # Per bank write bursts 829988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::11 6981 # Per bank write bursts 839988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::12 7123 # Per bank write bursts 849988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::13 7875 # Per bank write bursts 859988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::14 8050 # Per bank write bursts 869988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::15 7814 # Per bank write bursts 879978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 889988Snilay@cs.wisc.edusystem.physmem.numWrRetry 8 # Number of times write queue was full causing retry 899988Snilay@cs.wisc.edusystem.physmem.totGap 1860192344000 # Total gap between requests 909978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 939978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 949978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 959978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 969988Snilay@cs.wisc.edusystem.physmem.readPktSize::6 445238 # Read request sizes (log2) 979978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 989978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 999978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 1009978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 1019978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 1029978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 1039988Snilay@cs.wisc.edusystem.physmem.writePktSize::6 117429 # Write request sizes (log2) 1049988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::0 332275 # What read queue length does an incoming req see 1059988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::1 66533 # What read queue length does an incoming req see 1069988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::2 19911 # What read queue length does an incoming req see 1079978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 5799 # What read queue length does an incoming req see 1089988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::4 2385 # What read queue length does an incoming req see 1099988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::5 2335 # What read queue length does an incoming req see 1109988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::6 1391 # What read queue length does an incoming req see 1119988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::7 1359 # What read queue length does an incoming req see 1129988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::8 1343 # What read queue length does an incoming req see 1139988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::9 1445 # What read queue length does an incoming req see 1149988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::10 1317 # What read queue length does an incoming req see 1159988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::11 1259 # What read queue length does an incoming req see 1169988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::12 1090 # What read queue length does an incoming req see 1179988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::13 974 # What read queue length does an incoming req see 1189988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::14 964 # What read queue length does an incoming req see 1199988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::15 961 # What read queue length does an incoming req see 1209988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::16 961 # What read queue length does an incoming req see 1219988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::17 958 # What read queue length does an incoming req see 1229988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::18 957 # What read queue length does an incoming req see 1239988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::19 955 # What read queue length does an incoming req see 1249988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::20 12 # What read queue length does an incoming req see 1259988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see 1269978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1369988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::0 4574 # What write queue length does an incoming req see 1379988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::1 4622 # What write queue length does an incoming req see 1389988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::2 4638 # What write queue length does an incoming req see 1399988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::3 5300 # What write queue length does an incoming req see 1409988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::4 6023 # What write queue length does an incoming req see 1419988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::5 5386 # What write queue length does an incoming req see 1429988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::6 5393 # What write queue length does an incoming req see 1439988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::7 5463 # What write queue length does an incoming req see 1449988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::8 5529 # What write queue length does an incoming req see 1459988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::9 4863 # What write queue length does an incoming req see 1469988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::10 4881 # What write queue length does an incoming req see 1479988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::11 4845 # What write queue length does an incoming req see 1489988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::12 5670 # What write queue length does an incoming req see 1499988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::13 5759 # What write queue length does an incoming req see 1509988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::14 5781 # What write queue length does an incoming req see 1519988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::15 5838 # What write queue length does an incoming req see 1529988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::16 5862 # What write queue length does an incoming req see 1539988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::17 5005 # What write queue length does an incoming req see 1549988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::18 5034 # What write queue length does an incoming req see 1559988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::19 4942 # What write queue length does an incoming req see 1569988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::20 5452 # What write queue length does an incoming req see 1579988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::21 5842 # What write queue length does an incoming req see 1589988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::22 354 # What write queue length does an incoming req see 1599988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::23 192 # What write queue length does an incoming req see 1609988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::24 49 # What write queue length does an incoming req see 1619988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::25 28 # What write queue length does an incoming req see 1629988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::26 22 # What write queue length does an incoming req see 1639988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::27 19 # What write queue length does an incoming req see 1649988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::28 17 # What write queue length does an incoming req see 1659988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::29 14 # What write queue length does an incoming req see 1669988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::30 14 # What write queue length does an incoming req see 1679988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::31 18 # What write queue length does an incoming req see 1689988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::samples 43301 # Bytes accessed per row activation 1699988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::mean 831.507817 # Bytes accessed per row activation 1709988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::gmean 237.255649 # Bytes accessed per row activation 1719988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::stdev 1940.687281 # Bytes accessed per row activation 1729988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::64-67 14819 34.22% 34.22% # Bytes accessed per row activation 1739988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::128-131 6274 14.49% 48.71% # Bytes accessed per row activation 1749988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::192-195 4433 10.24% 58.95% # Bytes accessed per row activation 1759988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::256-259 2614 6.04% 64.99% # Bytes accessed per row activation 1769988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::320-323 1636 3.78% 68.77% # Bytes accessed per row activation 1779988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::384-387 1435 3.31% 72.08% # Bytes accessed per row activation 1789988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::448-451 928 2.14% 74.22% # Bytes accessed per row activation 1799988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::512-515 854 1.97% 76.19% # Bytes accessed per row activation 1809988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::576-579 632 1.46% 77.65% # Bytes accessed per row activation 1819988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::640-643 524 1.21% 78.86% # Bytes accessed per row activation 1829988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::704-707 594 1.37% 80.24% # Bytes accessed per row activation 1839988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::768-771 623 1.44% 81.67% # Bytes accessed per row activation 1849988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::832-835 284 0.66% 82.33% # Bytes accessed per row activation 1859988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::896-899 262 0.61% 82.94% # Bytes accessed per row activation 1869988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::960-963 268 0.62% 83.55% # Bytes accessed per row activation 1879988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1024-1027 398 0.92% 84.47% # Bytes accessed per row activation 1889988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1088-1091 204 0.47% 84.94% # Bytes accessed per row activation 1899988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1152-1155 163 0.38% 85.32% # Bytes accessed per row activation 1909988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1216-1219 93 0.21% 85.54% # Bytes accessed per row activation 1919988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1280-1283 193 0.45% 85.98% # Bytes accessed per row activation 1929988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1344-1347 100 0.23% 86.21% # Bytes accessed per row activation 1939988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1408-1411 353 0.82% 87.03% # Bytes accessed per row activation 1949988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1472-1475 186 0.43% 87.46% # Bytes accessed per row activation 1959988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1536-1539 655 1.51% 88.97% # Bytes accessed per row activation 1969988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1600-1603 89 0.21% 89.18% # Bytes accessed per row activation 1979988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1664-1667 28 0.06% 89.24% # Bytes accessed per row activation 1989988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1728-1731 40 0.09% 89.33% # Bytes accessed per row activation 1999988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1792-1795 175 0.40% 89.74% # Bytes accessed per row activation 2009988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1856-1859 41 0.09% 89.83% # Bytes accessed per row activation 2019988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1920-1923 79 0.18% 90.01% # Bytes accessed per row activation 2029988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1984-1987 86 0.20% 90.21% # Bytes accessed per row activation 2039988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2048-2051 82 0.19% 90.40% # Bytes accessed per row activation 2049988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2112-2115 104 0.24% 90.64% # Bytes accessed per row activation 2059988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2176-2179 73 0.17% 90.81% # Bytes accessed per row activation 2069988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2240-2243 16 0.04% 90.85% # Bytes accessed per row activation 2079988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2304-2307 102 0.24% 91.08% # Bytes accessed per row activation 2089988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2368-2371 26 0.06% 91.14% # Bytes accessed per row activation 2099988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2432-2435 14 0.03% 91.18% # Bytes accessed per row activation 2109988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2496-2499 2 0.00% 91.18% # Bytes accessed per row activation 2119988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2560-2563 17 0.04% 91.22% # Bytes accessed per row activation 2129988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2624-2627 4 0.01% 91.23% # Bytes accessed per row activation 2139988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2688-2691 13 0.03% 91.26% # Bytes accessed per row activation 2149988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2752-2755 25 0.06% 91.32% # Bytes accessed per row activation 2159988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2816-2819 100 0.23% 91.55% # Bytes accessed per row activation 2169988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2880-2883 15 0.03% 91.58% # Bytes accessed per row activation 2179988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2944-2947 67 0.15% 91.74% # Bytes accessed per row activation 2189988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3008-3011 82 0.19% 91.93% # Bytes accessed per row activation 2199988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3072-3075 42 0.10% 92.02% # Bytes accessed per row activation 2209988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3136-3139 83 0.19% 92.21% # Bytes accessed per row activation 2219988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3200-3203 68 0.16% 92.37% # Bytes accessed per row activation 2229988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3264-3267 12 0.03% 92.40% # Bytes accessed per row activation 2239988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3328-3331 94 0.22% 92.62% # Bytes accessed per row activation 2249988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3392-3395 22 0.05% 92.67% # Bytes accessed per row activation 2259988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3456-3459 9 0.02% 92.69% # Bytes accessed per row activation 2269988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3520-3523 5 0.01% 92.70% # Bytes accessed per row activation 2279988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3584-3587 12 0.03% 92.73% # Bytes accessed per row activation 2289988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3648-3651 4 0.01% 92.74% # Bytes accessed per row activation 2299988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3712-3715 11 0.03% 92.76% # Bytes accessed per row activation 2309988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3776-3779 22 0.05% 92.81% # Bytes accessed per row activation 2319988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3840-3843 92 0.21% 93.03% # Bytes accessed per row activation 2329988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3904-3907 13 0.03% 93.06% # Bytes accessed per row activation 2339988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3968-3971 66 0.15% 93.21% # Bytes accessed per row activation 2349988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4032-4035 81 0.19% 93.40% # Bytes accessed per row activation 2359988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4096-4099 40 0.09% 93.49% # Bytes accessed per row activation 2369988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4160-4163 80 0.18% 93.67% # Bytes accessed per row activation 2379988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4224-4227 68 0.16% 93.83% # Bytes accessed per row activation 2389988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4288-4291 12 0.03% 93.86% # Bytes accessed per row activation 2399988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4352-4355 95 0.22% 94.08% # Bytes accessed per row activation 2409988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4416-4419 21 0.05% 94.12% # Bytes accessed per row activation 2419988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4480-4483 10 0.02% 94.15% # Bytes accessed per row activation 2429988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4544-4547 1 0.00% 94.15% # Bytes accessed per row activation 2439988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4608-4611 11 0.03% 94.18% # Bytes accessed per row activation 2449988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4672-4675 4 0.01% 94.18% # Bytes accessed per row activation 2459988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4736-4739 13 0.03% 94.21% # Bytes accessed per row activation 2469988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4800-4803 21 0.05% 94.26% # Bytes accessed per row activation 2479988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4864-4867 92 0.21% 94.48% # Bytes accessed per row activation 2489988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4928-4931 14 0.03% 94.51% # Bytes accessed per row activation 2499988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4992-4995 68 0.16% 94.67% # Bytes accessed per row activation 2509988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5056-5059 81 0.19% 94.85% # Bytes accessed per row activation 2519988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5120-5123 35 0.08% 94.93% # Bytes accessed per row activation 2529988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5184-5187 79 0.18% 95.12% # Bytes accessed per row activation 2539988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5248-5251 65 0.15% 95.27% # Bytes accessed per row activation 2549988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5312-5315 12 0.03% 95.29% # Bytes accessed per row activation 2559988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5376-5379 98 0.23% 95.52% # Bytes accessed per row activation 2569988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5440-5443 22 0.05% 95.57% # Bytes accessed per row activation 2579988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5504-5507 10 0.02% 95.59% # Bytes accessed per row activation 2589988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5568-5571 1 0.00% 95.60% # Bytes accessed per row activation 2599988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5632-5635 12 0.03% 95.62% # Bytes accessed per row activation 2609988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5760-5763 11 0.03% 95.65% # Bytes accessed per row activation 2619988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5824-5827 21 0.05% 95.70% # Bytes accessed per row activation 2629988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5888-5891 92 0.21% 95.91% # Bytes accessed per row activation 2639988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5952-5955 13 0.03% 95.94% # Bytes accessed per row activation 2649988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6016-6019 64 0.15% 96.09% # Bytes accessed per row activation 2659988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6080-6083 81 0.19% 96.27% # Bytes accessed per row activation 2669988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6144-6147 41 0.09% 96.37% # Bytes accessed per row activation 2679988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6208-6211 82 0.19% 96.56% # Bytes accessed per row activation 2689988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6272-6275 69 0.16% 96.72% # Bytes accessed per row activation 2699988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6336-6339 14 0.03% 96.75% # Bytes accessed per row activation 2709988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6400-6403 94 0.22% 96.97% # Bytes accessed per row activation 2719988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6464-6467 21 0.05% 97.02% # Bytes accessed per row activation 2729988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6528-6531 8 0.02% 97.03% # Bytes accessed per row activation 2739988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6656-6659 12 0.03% 97.06% # Bytes accessed per row activation 2749988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6720-6723 2 0.00% 97.07% # Bytes accessed per row activation 2759988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6784-6787 10 0.02% 97.09% # Bytes accessed per row activation 2769988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6848-6851 22 0.05% 97.14% # Bytes accessed per row activation 2779988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6912-6915 89 0.21% 97.35% # Bytes accessed per row activation 2789988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6976-6979 14 0.03% 97.38% # Bytes accessed per row activation 2799988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7040-7043 66 0.15% 97.53% # Bytes accessed per row activation 2809988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7104-7107 80 0.18% 97.72% # Bytes accessed per row activation 2819988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7168-7171 307 0.71% 98.42% # Bytes accessed per row activation 2829988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7296-7299 1 0.00% 98.43% # Bytes accessed per row activation 2839988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7360-7363 1 0.00% 98.43% # Bytes accessed per row activation 2849988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7424-7427 17 0.04% 98.47% # Bytes accessed per row activation 2859988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7488-7491 2 0.00% 98.47% # Bytes accessed per row activation 2869988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7552-7555 1 0.00% 98.48% # Bytes accessed per row activation 2879988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7680-7683 5 0.01% 98.49% # Bytes accessed per row activation 2889988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7808-7811 1 0.00% 98.49% # Bytes accessed per row activation 2899988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7872-7875 1 0.00% 98.49% # Bytes accessed per row activation 2909988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7936-7939 16 0.04% 98.53% # Bytes accessed per row activation 2919988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8064-8067 1 0.00% 98.53% # Bytes accessed per row activation 2929988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8128-8131 2 0.00% 98.54% # Bytes accessed per row activation 2939988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8192-8195 330 0.76% 99.30% # Bytes accessed per row activation 2949988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8256-8259 1 0.00% 99.30% # Bytes accessed per row activation 2959988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8320-8323 2 0.00% 99.30% # Bytes accessed per row activation 2969988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8704-8707 3 0.01% 99.31% # Bytes accessed per row activation 2979988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8896-8899 1 0.00% 99.31% # Bytes accessed per row activation 2989988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8960-8963 2 0.00% 99.32% # Bytes accessed per row activation 2999988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::9024-9027 1 0.00% 99.32% # Bytes accessed per row activation 3009978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::9088-9091 1 0.00% 99.32% # Bytes accessed per row activation 3019988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::9216-9219 4 0.01% 99.33% # Bytes accessed per row activation 3029988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::9408-9411 2 0.00% 99.34% # Bytes accessed per row activation 3039978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::9664-9667 1 0.00% 99.34% # Bytes accessed per row activation 3049988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::9856-9859 1 0.00% 99.34% # Bytes accessed per row activation 3059988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::9984-9987 1 0.00% 99.34% # Bytes accessed per row activation 3069988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::10048-10051 1 0.00% 99.35% # Bytes accessed per row activation 3079988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::10112-10115 1 0.00% 99.35% # Bytes accessed per row activation 3089988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::10240-10243 1 0.00% 99.35% # Bytes accessed per row activation 3099988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::10880-10883 1 0.00% 99.35% # Bytes accessed per row activation 3109988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::10944-10947 1 0.00% 99.36% # Bytes accessed per row activation 3119988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11008-11011 1 0.00% 99.36% # Bytes accessed per row activation 3129988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11200-11203 1 0.00% 99.36% # Bytes accessed per row activation 3139988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11392-11395 1 0.00% 99.36% # Bytes accessed per row activation 3149988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11456-11459 1 0.00% 99.36% # Bytes accessed per row activation 3159988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11520-11523 1 0.00% 99.37% # Bytes accessed per row activation 3169988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11648-11651 2 0.00% 99.37% # Bytes accessed per row activation 3179988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11712-11715 1 0.00% 99.37% # Bytes accessed per row activation 3189988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::11776-11779 1 0.00% 99.38% # Bytes accessed per row activation 3199988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::12032-12035 4 0.01% 99.39% # Bytes accessed per row activation 3209988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::12288-12291 1 0.00% 99.39% # Bytes accessed per row activation 3219988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::12480-12483 2 0.00% 99.39% # Bytes accessed per row activation 3229988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::12544-12547 1 0.00% 99.39% # Bytes accessed per row activation 3239988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::12672-12675 2 0.00% 99.40% # Bytes accessed per row activation 3249988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::12736-12739 2 0.00% 99.40% # Bytes accessed per row activation 3259988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13056-13059 2 0.00% 99.41% # Bytes accessed per row activation 3269988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13184-13187 2 0.00% 99.41% # Bytes accessed per row activation 3279988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13248-13251 2 0.00% 99.42% # Bytes accessed per row activation 3289988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13312-13315 4 0.01% 99.43% # Bytes accessed per row activation 3299988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13376-13379 1 0.00% 99.43% # Bytes accessed per row activation 3309988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13440-13443 1 0.00% 99.43% # Bytes accessed per row activation 3319988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13632-13635 1 0.00% 99.43% # Bytes accessed per row activation 3329988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13696-13699 7 0.02% 99.45% # Bytes accessed per row activation 3339988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::13888-13891 1 0.00% 99.45% # Bytes accessed per row activation 3349988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::14208-14211 4 0.01% 99.46% # Bytes accessed per row activation 3359988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::14336-14339 3 0.01% 99.47% # Bytes accessed per row activation 3369988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::14400-14403 1 0.00% 99.47% # Bytes accessed per row activation 3379988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::14656-14659 2 0.00% 99.48% # Bytes accessed per row activation 3389988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::14848-14851 1 0.00% 99.48% # Bytes accessed per row activation 3399988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::15168-15171 1 0.00% 99.48% # Bytes accessed per row activation 3409988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::15360-15363 40 0.09% 99.57% # Bytes accessed per row activation 3419978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::15424-15427 2 0.00% 99.58% # Bytes accessed per row activation 3429988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::15488-15491 2 0.00% 99.58% # Bytes accessed per row activation 3439988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::15808-15811 2 0.00% 99.59% # Bytes accessed per row activation 3449988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::16064-16067 1 0.00% 99.59% # Bytes accessed per row activation 3459988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::16128-16131 1 0.00% 99.59% # Bytes accessed per row activation 3469978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::16192-16195 1 0.00% 99.59% # Bytes accessed per row activation 3479988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::16256-16259 1 0.00% 99.60% # Bytes accessed per row activation 3489988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::16320-16323 1 0.00% 99.60% # Bytes accessed per row activation 3499988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::16384-16387 174 0.40% 100.00% # Bytes accessed per row activation 3509988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::total 43301 # Bytes accessed per row activation 3519988Snilay@cs.wisc.edusystem.physmem.totQLat 8362787000 # Total ticks spent queuing 3529988Snilay@cs.wisc.edusystem.physmem.totMemAccLat 15768695750 # Total ticks spent from burst creation until serviced by the DRAM 3539988Snilay@cs.wisc.edusystem.physmem.totBusLat 2225940000 # Total ticks spent in databus transfers 3549988Snilay@cs.wisc.edusystem.physmem.totBankLat 5179968750 # Total ticks spent accessing banks 3559988Snilay@cs.wisc.edusystem.physmem.avgQLat 18784.84 # Average queueing delay per DRAM burst 3569988Snilay@cs.wisc.edusystem.physmem.avgBankLat 11635.46 # Average bank access latency per DRAM burst 3579978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 3589988Snilay@cs.wisc.edusystem.physmem.avgMemAccLat 35420.31 # Average memory access latency per DRAM burst 3599978Sandreas.hansson@arm.comsystem.physmem.avgRdBW 15.32 # Average DRAM read bandwidth in MiByte/s 3609978Sandreas.hansson@arm.comsystem.physmem.avgWrBW 4.04 # Average achieved write bandwidth in MiByte/s 3619978Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 15.32 # Average system read bandwidth in MiByte/s 3629978Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 4.04 # Average system write bandwidth in MiByte/s 3639978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 3649490Sandreas.hansson@arm.comsystem.physmem.busUtil 0.15 # Data bus utilization in percentage 3659978Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads 3669978Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes 3679978Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.01 # Average read queue length when enqueuing 3689988Snilay@cs.wisc.edusystem.physmem.avgWrQLen 11.24 # Average write queue length when enqueuing 3699988Snilay@cs.wisc.edusystem.physmem.readRowHits 424550 # Number of row buffer hits during reads 3709988Snilay@cs.wisc.edusystem.physmem.writeRowHits 94755 # Number of row buffer hits during writes 3719988Snilay@cs.wisc.edusystem.physmem.readRowHitRate 95.36 # Row buffer hit rate for reads 3729988Snilay@cs.wisc.edusystem.physmem.writeRowHitRate 80.69 # Row buffer hit rate for writes 3739988Snilay@cs.wisc.edusystem.physmem.avgGap 3306027.09 # Average gap between requests 3749988Snilay@cs.wisc.edusystem.physmem.pageHitRate 92.30 # Row buffer hit rate, read and write combined 3759988Snilay@cs.wisc.edusystem.physmem.prechargeAllPercent 0.39 # Percentage of time for which DRAM has all the banks in precharge state 3769988Snilay@cs.wisc.edusystem.membus.throughput 19401389 # Throughput (bytes/s) 3779988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadReq 295980 # Transaction distribution 3789988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadResp 295901 # Transaction distribution 3799729Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 9598 # Transaction distribution 3809729Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 9598 # Transaction distribution 3819988Snilay@cs.wisc.edusystem.membus.trans_dist::Writeback 117429 # Transaction distribution 3829988Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeReq 181 # Transaction distribution 3839988Snilay@cs.wisc.edusystem.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution 3849988Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeResp 182 # Transaction distribution 3859988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExReq 156823 # Transaction distribution 3869988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExResp 156823 # Transaction distribution 3879988Snilay@cs.wisc.edusystem.membus.trans_dist::BadAddressError 79 # Transaction distribution 3889729Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33056 # Packet count per connected master and slave (bytes) 3899988Snilay@cs.wisc.edusystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 884143 # Packet count per connected master and slave (bytes) 3909988Snilay@cs.wisc.edusystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 158 # Packet count per connected master and slave (bytes) 3919988Snilay@cs.wisc.edusystem.membus.pkt_count_system.cpu.l2cache.mem_side::total 917357 # Packet count per connected master and slave (bytes) 3929729Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124679 # Packet count per connected master and slave (bytes) 3939729Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 124679 # Packet count per connected master and slave (bytes) 3949988Snilay@cs.wisc.edusystem.membus.pkt_count::total 1042036 # Packet count per connected master and slave (bytes) 3959729Sandreas.hansson@arm.comsystem.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44148 # Cumulative packet size per connected master and slave (bytes) 3969988Snilay@cs.wisc.edusystem.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30701632 # Cumulative packet size per connected master and slave (bytes) 3979988Snilay@cs.wisc.edusystem.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30745780 # Cumulative packet size per connected master and slave (bytes) 3989729Sandreas.hansson@arm.comsystem.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5309056 # Cumulative packet size per connected master and slave (bytes) 3999729Sandreas.hansson@arm.comsystem.membus.tot_pkt_size_system.iocache.mem_side::total 5309056 # Cumulative packet size per connected master and slave (bytes) 4009988Snilay@cs.wisc.edusystem.membus.tot_pkt_size::total 36054836 # Cumulative packet size per connected master and slave (bytes) 4019988Snilay@cs.wisc.edusystem.membus.data_through_bus 36054836 # Total data (bytes) 4029729Sandreas.hansson@arm.comsystem.membus.snoop_data_through_bus 35584 # Total snoop data (bytes) 4039988Snilay@cs.wisc.edusystem.membus.reqLayer0.occupancy 29837500 # Layer occupancy (ticks) 4049729Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 4059988Snilay@cs.wisc.edusystem.membus.reqLayer1.occupancy 1551324500 # Layer occupancy (ticks) 4069729Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.1 # Layer utilization (%) 4079988Snilay@cs.wisc.edusystem.membus.reqLayer2.occupancy 96500 # Layer occupancy (ticks) 4089729Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 4099988Snilay@cs.wisc.edusystem.membus.respLayer1.occupancy 3763216294 # Layer occupancy (ticks) 4109729Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 0.2 # Layer utilization (%) 4119988Snilay@cs.wisc.edusystem.membus.respLayer2.occupancy 376313495 # Layer occupancy (ticks) 4129729Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 4139838Sandreas.hansson@arm.comsystem.iocache.tags.replacements 41685 # number of replacements 4149988Snilay@cs.wisc.edusystem.iocache.tags.tagsinuse 1.261116 # Cycle average of tags in use 4159838Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 0 # Total number of references to valid blocks. 4169838Sandreas.hansson@arm.comsystem.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. 4179838Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0 # Average number of references to valid blocks. 4189988Snilay@cs.wisc.edusystem.iocache.tags.warmup_cycle 1710341603000 # Cycle when the warmup percentage was hit. 4199988Snilay@cs.wisc.edusystem.iocache.tags.occ_blocks::tsunami.ide 1.261116 # Average occupied blocks per requestor 4209988Snilay@cs.wisc.edusystem.iocache.tags.occ_percent::tsunami.ide 0.078820 # Average percentage of cache occupancy 4219988Snilay@cs.wisc.edusystem.iocache.tags.occ_percent::total 0.078820 # Average percentage of cache occupancy 42210036SAli.Saidi@ARM.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 42310036SAli.Saidi@ARM.comsystem.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id 42410036SAli.Saidi@ARM.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 42510036SAli.Saidi@ARM.comsystem.iocache.tags.tag_accesses 375525 # Number of tag accesses 42610036SAli.Saidi@ARM.comsystem.iocache.tags.data_accesses 375525 # Number of data accesses 4278835SAli.Saidi@ARM.comsystem.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses 4288464SN/Asystem.iocache.ReadReq_misses::total 173 # number of ReadReq misses 4298835SAli.Saidi@ARM.comsystem.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses 4308464SN/Asystem.iocache.WriteReq_misses::total 41552 # number of WriteReq misses 4318835SAli.Saidi@ARM.comsystem.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses 4328464SN/Asystem.iocache.demand_misses::total 41725 # number of demand (read+write) misses 4338835SAli.Saidi@ARM.comsystem.iocache.overall_misses::tsunami.ide 41725 # number of overall misses 4348464SN/Asystem.iocache.overall_misses::total 41725 # number of overall misses 4359978Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::tsunami.ide 21133883 # number of ReadReq miss cycles 4369978Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::total 21133883 # number of ReadReq miss cycles 4379988Snilay@cs.wisc.edusystem.iocache.WriteReq_miss_latency::tsunami.ide 12974928560 # number of WriteReq miss cycles 4389988Snilay@cs.wisc.edusystem.iocache.WriteReq_miss_latency::total 12974928560 # number of WriteReq miss cycles 4399988Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::tsunami.ide 12996062443 # number of demand (read+write) miss cycles 4409988Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::total 12996062443 # number of demand (read+write) miss cycles 4419988Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::tsunami.ide 12996062443 # number of overall miss cycles 4429988Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::total 12996062443 # number of overall miss cycles 4438835SAli.Saidi@ARM.comsystem.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) 4448464SN/Asystem.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) 4458835SAli.Saidi@ARM.comsystem.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) 4468464SN/Asystem.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) 4478835SAli.Saidi@ARM.comsystem.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses 4488464SN/Asystem.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses 4498835SAli.Saidi@ARM.comsystem.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses 4508464SN/Asystem.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses 4518835SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 4529055Ssaidi@eecs.umich.edusystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 4538835SAli.Saidi@ARM.comsystem.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses 4549055Ssaidi@eecs.umich.edusystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 4558835SAli.Saidi@ARM.comsystem.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 4569055Ssaidi@eecs.umich.edusystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 4578835SAli.Saidi@ARM.comsystem.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 4589055Ssaidi@eecs.umich.edusystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 4599978Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::tsunami.ide 122161.173410 # average ReadReq miss latency 4609978Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 122161.173410 # average ReadReq miss latency 4619988Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_miss_latency::tsunami.ide 312257.618406 # average WriteReq miss latency 4629988Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_miss_latency::total 312257.618406 # average WriteReq miss latency 4639988Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::tsunami.ide 311469.441414 # average overall miss latency 4649988Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::total 311469.441414 # average overall miss latency 4659988Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::tsunami.ide 311469.441414 # average overall miss latency 4669988Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::total 311469.441414 # average overall miss latency 4679988Snilay@cs.wisc.edusystem.iocache.blocked_cycles::no_mshrs 401483 # number of cycles access was blocked 4688464SN/Asystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4699988Snilay@cs.wisc.edusystem.iocache.blocked::no_mshrs 29284 # number of cycles access was blocked 4708464SN/Asystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 4719988Snilay@cs.wisc.edusystem.iocache.avg_blocked_cycles::no_mshrs 13.709978 # average number of cycles each access was blocked 4728983Snate@binkert.orgsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 4738464SN/Asystem.iocache.fast_writes 0 # number of fast writes performed 4748464SN/Asystem.iocache.cache_copies 0 # number of cache copies performed 4758835SAli.Saidi@ARM.comsystem.iocache.writebacks::writebacks 41512 # number of writebacks 4768835SAli.Saidi@ARM.comsystem.iocache.writebacks::total 41512 # number of writebacks 4778835SAli.Saidi@ARM.comsystem.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses 4788835SAli.Saidi@ARM.comsystem.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses 4798835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses 4808835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses 4818835SAli.Saidi@ARM.comsystem.iocache.demand_mshr_misses::tsunami.ide 41725 # number of demand (read+write) MSHR misses 4828835SAli.Saidi@ARM.comsystem.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses 4838835SAli.Saidi@ARM.comsystem.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses 4848835SAli.Saidi@ARM.comsystem.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses 4859978Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12136883 # number of ReadReq MSHR miss cycles 4869978Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 12136883 # number of ReadReq MSHR miss cycles 4879988Snilay@cs.wisc.edusystem.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10812648570 # number of WriteReq MSHR miss cycles 4889988Snilay@cs.wisc.edusystem.iocache.WriteReq_mshr_miss_latency::total 10812648570 # number of WriteReq MSHR miss cycles 4899988Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::tsunami.ide 10824785453 # number of demand (read+write) MSHR miss cycles 4909988Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::total 10824785453 # number of demand (read+write) MSHR miss cycles 4919988Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::tsunami.ide 10824785453 # number of overall MSHR miss cycles 4929988Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::total 10824785453 # number of overall MSHR miss cycles 4938835SAli.Saidi@ARM.comsystem.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 4949055Ssaidi@eecs.umich.edusystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 4958835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses 4969055Ssaidi@eecs.umich.edusystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 4978835SAli.Saidi@ARM.comsystem.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 4989055Ssaidi@eecs.umich.edusystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 4998835SAli.Saidi@ARM.comsystem.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 5009055Ssaidi@eecs.umich.edusystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 5019978Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70155.393064 # average ReadReq mshr miss latency 5029978Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 70155.393064 # average ReadReq mshr miss latency 5039988Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 260219.690268 # average WriteReq mshr miss latency 5049988Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_mshr_miss_latency::total 260219.690268 # average WriteReq mshr miss latency 5059988Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::tsunami.ide 259431.646567 # average overall mshr miss latency 5069988Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::total 259431.646567 # average overall mshr miss latency 5079988Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::tsunami.ide 259431.646567 # average overall mshr miss latency 5089988Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::total 259431.646567 # average overall mshr miss latency 5098464SN/Asystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 5108464SN/Asystem.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 5118464SN/Asystem.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 5128464SN/Asystem.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 5138464SN/Asystem.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 5148464SN/Asystem.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 5158464SN/Asystem.disk0.dma_write_txs 395 # Number of DMA write transactions. 5168464SN/Asystem.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 5178464SN/Asystem.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 5188464SN/Asystem.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 5198464SN/Asystem.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 5208464SN/Asystem.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 5218464SN/Asystem.disk2.dma_write_txs 1 # Number of DMA write transactions. 5229988Snilay@cs.wisc.edusystem.cpu.branchPred.lookups 13863448 # Number of BP lookups 5239988Snilay@cs.wisc.edusystem.cpu.branchPred.condPredicted 11631259 # Number of conditional branches predicted 5249988Snilay@cs.wisc.edusystem.cpu.branchPred.condIncorrect 399718 # Number of conditional branches incorrect 5259988Snilay@cs.wisc.edusystem.cpu.branchPred.BTBLookups 9400932 # Number of BTB lookups 5269988Snilay@cs.wisc.edusystem.cpu.branchPred.BTBHits 5821857 # Number of BTB hits 5279481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 5289988Snilay@cs.wisc.edusystem.cpu.branchPred.BTBHitPct 61.928509 # BTB Hit Percentage 5299988Snilay@cs.wisc.edusystem.cpu.branchPred.usedRAS 906521 # Number of times the RAS was used to get a target. 5309988Snilay@cs.wisc.edusystem.cpu.branchPred.RASInCorrect 39211 # Number of incorrect RAS predictions. 53110036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 5328464SN/Asystem.cpu.dtb.fetch_hits 0 # ITB hits 5338464SN/Asystem.cpu.dtb.fetch_misses 0 # ITB misses 5348464SN/Asystem.cpu.dtb.fetch_acv 0 # ITB acv 5358464SN/Asystem.cpu.dtb.fetch_accesses 0 # ITB accesses 5369988Snilay@cs.wisc.edusystem.cpu.dtb.read_hits 9926517 # DTB read hits 5379988Snilay@cs.wisc.edusystem.cpu.dtb.read_misses 41406 # DTB read misses 5389988Snilay@cs.wisc.edusystem.cpu.dtb.read_acv 531 # DTB read access violations 5399988Snilay@cs.wisc.edusystem.cpu.dtb.read_accesses 940700 # DTB read accesses 5409988Snilay@cs.wisc.edusystem.cpu.dtb.write_hits 6593963 # DTB write hits 5419988Snilay@cs.wisc.edusystem.cpu.dtb.write_misses 10630 # DTB write misses 5429978Sandreas.hansson@arm.comsystem.cpu.dtb.write_acv 410 # DTB write access violations 5439988Snilay@cs.wisc.edusystem.cpu.dtb.write_accesses 338096 # DTB write accesses 5449988Snilay@cs.wisc.edusystem.cpu.dtb.data_hits 16520480 # DTB hits 5459988Snilay@cs.wisc.edusystem.cpu.dtb.data_misses 52036 # DTB misses 5469988Snilay@cs.wisc.edusystem.cpu.dtb.data_acv 941 # DTB access violations 5479988Snilay@cs.wisc.edusystem.cpu.dtb.data_accesses 1278796 # DTB accesses 5489988Snilay@cs.wisc.edusystem.cpu.itb.fetch_hits 1306353 # ITB hits 5499988Snilay@cs.wisc.edusystem.cpu.itb.fetch_misses 36823 # ITB misses 5509988Snilay@cs.wisc.edusystem.cpu.itb.fetch_acv 1069 # ITB acv 5519988Snilay@cs.wisc.edusystem.cpu.itb.fetch_accesses 1343176 # ITB accesses 5528464SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 5538464SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 5548464SN/Asystem.cpu.itb.read_acv 0 # DTB read access violations 5558464SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 5568464SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 5578464SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 5588464SN/Asystem.cpu.itb.write_acv 0 # DTB write access violations 5598464SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 5608464SN/Asystem.cpu.itb.data_hits 0 # DTB hits 5618464SN/Asystem.cpu.itb.data_misses 0 # DTB misses 5628464SN/Asystem.cpu.itb.data_acv 0 # DTB access violations 5638464SN/Asystem.cpu.itb.data_accesses 0 # DTB accesses 5649988Snilay@cs.wisc.edusystem.cpu.numCycles 121966998 # number of cpu cycles simulated 5658464SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 5668464SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 5679988Snilay@cs.wisc.edusystem.cpu.fetch.icacheStallCycles 28067964 # Number of cycles fetch is stalled on an Icache miss 5689988Snilay@cs.wisc.edusystem.cpu.fetch.Insts 70813073 # Number of instructions fetch has processed 5699988Snilay@cs.wisc.edusystem.cpu.fetch.Branches 13863448 # Number of branches that fetch encountered 5709988Snilay@cs.wisc.edusystem.cpu.fetch.predictedBranches 6728378 # Number of branches that fetch has predicted taken 5719988Snilay@cs.wisc.edusystem.cpu.fetch.Cycles 13263425 # Number of cycles fetch has run and was not squashing or blocked 5729988Snilay@cs.wisc.edusystem.cpu.fetch.SquashCycles 1999195 # Number of cycles fetch has spent squashing 5739988Snilay@cs.wisc.edusystem.cpu.fetch.BlockedCycles 38181411 # Number of cycles fetch has spent blocked 5749988Snilay@cs.wisc.edusystem.cpu.fetch.MiscStallCycles 33091 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 5759988Snilay@cs.wisc.edusystem.cpu.fetch.PendingTrapStallCycles 255000 # Number of stall cycles due to pending traps 5769988Snilay@cs.wisc.edusystem.cpu.fetch.PendingQuiesceStallCycles 364206 # Number of stall cycles due to pending quiesce instructions 5779988Snilay@cs.wisc.edusystem.cpu.fetch.IcacheWaitRetryStallCycles 297 # Number of stall cycles due to full MSHR 5789988Snilay@cs.wisc.edusystem.cpu.fetch.CacheLines 8556045 # Number of cache lines fetched 5799988Snilay@cs.wisc.edusystem.cpu.fetch.IcacheSquashes 264477 # Number of outstanding Icache misses that were squashed 5809988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::samples 81457086 # Number of instructions fetched each cycle (Total) 5819988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::mean 0.869330 # Number of instructions fetched each cycle (Total) 5829988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::stdev 2.212823 # Number of instructions fetched each cycle (Total) 5838464SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 5849988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::0 68193661 83.72% 83.72% # Number of instructions fetched each cycle (Total) 5859988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::1 852857 1.05% 84.76% # Number of instructions fetched each cycle (Total) 5869988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::2 1696439 2.08% 86.85% # Number of instructions fetched each cycle (Total) 5879988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::3 825181 1.01% 87.86% # Number of instructions fetched each cycle (Total) 5889988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::4 2758325 3.39% 91.25% # Number of instructions fetched each cycle (Total) 5899988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::5 561473 0.69% 91.94% # Number of instructions fetched each cycle (Total) 5909988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::6 645881 0.79% 92.73% # Number of instructions fetched each cycle (Total) 5919988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::7 1010308 1.24% 93.97% # Number of instructions fetched each cycle (Total) 5929988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::8 4912961 6.03% 100.00% # Number of instructions fetched each cycle (Total) 5938464SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 5948464SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 5958464SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 5969988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::total 81457086 # Number of instructions fetched each cycle (Total) 5979988Snilay@cs.wisc.edusystem.cpu.fetch.branchRate 0.113666 # Number of branch fetches per cycle 5989988Snilay@cs.wisc.edusystem.cpu.fetch.rate 0.580592 # Number of inst fetches per cycle 5999988Snilay@cs.wisc.edusystem.cpu.decode.IdleCycles 29256938 # Number of cycles decode is idle 6009988Snilay@cs.wisc.edusystem.cpu.decode.BlockedCycles 37863691 # Number of cycles decode is blocked 6019988Snilay@cs.wisc.edusystem.cpu.decode.RunCycles 12127839 # Number of cycles decode is running 6029988Snilay@cs.wisc.edusystem.cpu.decode.UnblockCycles 959156 # Number of cycles decode is unblocking 6039988Snilay@cs.wisc.edusystem.cpu.decode.SquashCycles 1249461 # Number of cycles decode is squashing 6049988Snilay@cs.wisc.edusystem.cpu.decode.BranchResolved 584263 # Number of times decode resolved a branch 6059988Snilay@cs.wisc.edusystem.cpu.decode.BranchMispred 42640 # Number of times decode detected a branch misprediction 6069988Snilay@cs.wisc.edusystem.cpu.decode.DecodedInsts 69481989 # Number of instructions handled by decode 6079988Snilay@cs.wisc.edusystem.cpu.decode.SquashedInsts 129319 # Number of squashed instructions handled by decode 6089988Snilay@cs.wisc.edusystem.cpu.rename.SquashCycles 1249461 # Number of cycles rename is squashing 6099988Snilay@cs.wisc.edusystem.cpu.rename.IdleCycles 30407522 # Number of cycles rename is idle 6109988Snilay@cs.wisc.edusystem.cpu.rename.BlockCycles 14148846 # Number of cycles rename is blocking 6119988Snilay@cs.wisc.edusystem.cpu.rename.serializeStallCycles 20005990 # count of cycles rename stalled for serializing inst 6129988Snilay@cs.wisc.edusystem.cpu.rename.RunCycles 11332374 # Number of cycles rename is running 6139988Snilay@cs.wisc.edusystem.cpu.rename.UnblockCycles 4312891 # Number of cycles rename is unblocking 6149988Snilay@cs.wisc.edusystem.cpu.rename.RenamedInsts 65679549 # Number of instructions processed by rename 6159988Snilay@cs.wisc.edusystem.cpu.rename.ROBFullEvents 7211 # Number of times rename has blocked due to ROB full 6169988Snilay@cs.wisc.edusystem.cpu.rename.IQFullEvents 504797 # Number of times rename has blocked due to IQ full 6179988Snilay@cs.wisc.edusystem.cpu.rename.LSQFullEvents 1541440 # Number of times rename has blocked due to LSQ full 6189988Snilay@cs.wisc.edusystem.cpu.rename.RenamedOperands 43855166 # Number of destination operands rename has renamed 6199988Snilay@cs.wisc.edusystem.cpu.rename.RenameLookups 79746051 # Number of register rename lookups that rename has made 6209988Snilay@cs.wisc.edusystem.cpu.rename.int_rename_lookups 79567055 # Number of integer rename lookups 6219988Snilay@cs.wisc.edusystem.cpu.rename.fp_rename_lookups 166544 # Number of floating rename lookups 6229988Snilay@cs.wisc.edusystem.cpu.rename.CommittedMaps 38180329 # Number of HB maps that are committed 6239988Snilay@cs.wisc.edusystem.cpu.rename.UndoneMaps 5674829 # Number of HB maps that are undone due to squashing 6249988Snilay@cs.wisc.edusystem.cpu.rename.serializingInsts 1682909 # count of serializing insts renamed 6259988Snilay@cs.wisc.edusystem.cpu.rename.tempSerializingInsts 240455 # count of temporary serializing insts renamed 6269988Snilay@cs.wisc.edusystem.cpu.rename.skidInsts 12257327 # count of insts added to the skid buffer 6279988Snilay@cs.wisc.edusystem.cpu.memDep0.insertedLoads 10441163 # Number of loads inserted to the mem dependence unit. 6289988Snilay@cs.wisc.edusystem.cpu.memDep0.insertedStores 6908790 # Number of stores inserted to the mem dependence unit. 6299988Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingLoads 1318239 # Number of conflicting loads. 6309988Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingStores 851396 # Number of conflicting stores. 6319988Snilay@cs.wisc.edusystem.cpu.iq.iqInstsAdded 58211664 # Number of instructions added to the IQ (excludes non-spec) 6329988Snilay@cs.wisc.edusystem.cpu.iq.iqNonSpecInstsAdded 2050007 # Number of non-speculative instructions added to the IQ 6339988Snilay@cs.wisc.edusystem.cpu.iq.iqInstsIssued 56814932 # Number of instructions issued 6349988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedInstsIssued 114609 # Number of squashed instructions issued 6359988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedInstsExamined 6922962 # Number of squashed instructions iterated over during squash; mainly for profiling 6369988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedOperandsExamined 3587498 # Number of squashed operands that are examined and possibly removed from graph 6379988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedNonSpecRemoved 1389025 # Number of squashed non-spec instructions that were removed 6389988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::samples 81457086 # Number of insts issued each cycle 6399988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::mean 0.697483 # Number of insts issued each cycle 6409988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::stdev 1.359485 # Number of insts issued each cycle 6418464SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 6429988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::0 56746030 69.66% 69.66% # Number of insts issued each cycle 6439988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::1 10887232 13.37% 83.03% # Number of insts issued each cycle 6449988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::2 5162469 6.34% 89.37% # Number of insts issued each cycle 6459988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::3 3392471 4.16% 93.53% # Number of insts issued each cycle 6469988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::4 2625915 3.22% 96.76% # Number of insts issued each cycle 6479988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::5 1461124 1.79% 98.55% # Number of insts issued each cycle 6489988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::6 753330 0.92% 99.47% # Number of insts issued each cycle 6499988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::7 332031 0.41% 99.88% # Number of insts issued each cycle 6509988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::8 96484 0.12% 100.00% # Number of insts issued each cycle 6518464SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 6528464SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 6538464SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 6549988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::total 81457086 # Number of insts issued each cycle 6558464SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 6569988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntAlu 91940 11.62% 11.62% # attempts to use FU when none available 6579988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntMult 0 0.00% 11.62% # attempts to use FU when none available 6589988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntDiv 0 0.00% 11.62% # attempts to use FU when none available 6599988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatAdd 0 0.00% 11.62% # attempts to use FU when none available 6609988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCmp 0 0.00% 11.62% # attempts to use FU when none available 6619988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCvt 0 0.00% 11.62% # attempts to use FU when none available 6629988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatMult 0 0.00% 11.62% # attempts to use FU when none available 6639988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatDiv 0 0.00% 11.62% # attempts to use FU when none available 6649988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.62% # attempts to use FU when none available 6659988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAdd 0 0.00% 11.62% # attempts to use FU when none available 6669988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.62% # attempts to use FU when none available 6679988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAlu 0 0.00% 11.62% # attempts to use FU when none available 6689988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCmp 0 0.00% 11.62% # attempts to use FU when none available 6699988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCvt 0 0.00% 11.62% # attempts to use FU when none available 6709988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMisc 0 0.00% 11.62% # attempts to use FU when none available 6719988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMult 0 0.00% 11.62% # attempts to use FU when none available 6729988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.62% # attempts to use FU when none available 6739988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShift 0 0.00% 11.62% # attempts to use FU when none available 6749988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.62% # attempts to use FU when none available 6759988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.62% # attempts to use FU when none available 6769988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.62% # attempts to use FU when none available 6779988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.62% # attempts to use FU when none available 6789988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.62% # attempts to use FU when none available 6799988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.62% # attempts to use FU when none available 6809988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.62% # attempts to use FU when none available 6819988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.62% # attempts to use FU when none available 6829988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.62% # attempts to use FU when none available 6839988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.62% # attempts to use FU when none available 6849988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.62% # attempts to use FU when none available 6859988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemRead 373423 47.20% 58.82% # attempts to use FU when none available 6869988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemWrite 325849 41.18% 100.00% # attempts to use FU when none available 6878464SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 6888464SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 6899348SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::No_OpClass 7286 0.01% 0.01% # Type of FU issued 6909988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntAlu 38737583 68.18% 68.19% # Type of FU issued 6919988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntMult 61738 0.11% 68.30% # Type of FU issued 6929797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.30% # Type of FU issued 6939988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.35% # Type of FU issued 6949988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.35% # Type of FU issued 6959988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.35% # Type of FU issued 6969988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.35% # Type of FU issued 6979988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.36% # Type of FU issued 6989988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.36% # Type of FU issued 6999988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.36% # Type of FU issued 7009988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.36% # Type of FU issued 7019988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.36% # Type of FU issued 7029988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.36% # Type of FU issued 7039988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.36% # Type of FU issued 7049988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.36% # Type of FU issued 7059988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.36% # Type of FU issued 7069988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.36% # Type of FU issued 7079988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.36% # Type of FU issued 7089988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.36% # Type of FU issued 7099988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.36% # Type of FU issued 7109988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.36% # Type of FU issued 7119988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.36% # Type of FU issued 7129988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.36% # Type of FU issued 7139988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.36% # Type of FU issued 7149988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.36% # Type of FU issued 7159988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.36% # Type of FU issued 7169988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.36% # Type of FU issued 7179988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.36% # Type of FU issued 7189988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.36% # Type of FU issued 7199988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::MemRead 10357242 18.23% 86.58% # Type of FU issued 7209988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::MemWrite 6672763 11.74% 98.33% # Type of FU issued 7219978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IprAccess 949077 1.67% 100.00% # Type of FU issued 7228464SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 7239988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::total 56814932 # Type of FU issued 7249988Snilay@cs.wisc.edusystem.cpu.iq.rate 0.465822 # Inst issue rate 7259988Snilay@cs.wisc.edusystem.cpu.iq.fu_busy_cnt 791212 # FU busy when requested 7269988Snilay@cs.wisc.edusystem.cpu.iq.fu_busy_rate 0.013926 # FU busy rate (busy events/executed inst) 7279988Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_reads 195300199 # Number of integer instruction queue reads 7289988Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_writes 66861892 # Number of integer instruction queue writes 7299988Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_wakeup_accesses 55573336 # Number of integer instruction queue wakeup accesses 7309988Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_reads 692571 # Number of floating instruction queue reads 7319988Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_writes 336551 # Number of floating instruction queue writes 7329988Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_wakeup_accesses 327871 # Number of floating instruction queue wakeup accesses 7339988Snilay@cs.wisc.edusystem.cpu.iq.int_alu_accesses 57237458 # Number of integer alu accesses 7349988Snilay@cs.wisc.edusystem.cpu.iq.fp_alu_accesses 361400 # Number of floating point alu accesses 7359988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.forwLoads 598272 # Number of loads that had data forwarded from stores 7368464SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 7379988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.squashedLoads 1348718 # Number of loads squashed 7389988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.ignoredResponses 3201 # Number of memory responses ignored because the instruction is squashed 7399988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.memOrderViolation 14139 # Number of memory ordering violations 7409988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.squashedStores 530806 # Number of stores squashed 7418464SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 7428464SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 7439988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.rescheduledLoads 17937 # Number of loads that were rescheduled 7449988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.cacheBlocked 182742 # Number of times an access to memory failed due to the cache being blocked 7458464SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 7469988Snilay@cs.wisc.edusystem.cpu.iew.iewSquashCycles 1249461 # Number of cycles IEW is squashing 7479988Snilay@cs.wisc.edusystem.cpu.iew.iewBlockCycles 10237116 # Number of cycles IEW is blocking 7489988Snilay@cs.wisc.edusystem.cpu.iew.iewUnblockCycles 702035 # Number of cycles IEW is unblocking 7499988Snilay@cs.wisc.edusystem.cpu.iew.iewDispatchedInsts 63785040 # Number of instructions dispatched to IQ 7509988Snilay@cs.wisc.edusystem.cpu.iew.iewDispSquashedInsts 690324 # Number of squashed instructions skipped by dispatch 7519988Snilay@cs.wisc.edusystem.cpu.iew.iewDispLoadInsts 10441163 # Number of dispatched load instructions 7529988Snilay@cs.wisc.edusystem.cpu.iew.iewDispStoreInsts 6908790 # Number of dispatched store instructions 7539988Snilay@cs.wisc.edusystem.cpu.iew.iewDispNonSpecInsts 1805677 # Number of dispatched non-speculative instructions 7549988Snilay@cs.wisc.edusystem.cpu.iew.iewIQFullEvents 512237 # Number of times the IQ has become full, causing a stall 7559988Snilay@cs.wisc.edusystem.cpu.iew.iewLSQFullEvents 17569 # Number of times the LSQ has become full, causing a stall 7569988Snilay@cs.wisc.edusystem.cpu.iew.memOrderViolationEvents 14139 # Number of memory order violations 7579988Snilay@cs.wisc.edusystem.cpu.iew.predictedTakenIncorrect 202047 # Number of branches that were predicted taken incorrectly 7589988Snilay@cs.wisc.edusystem.cpu.iew.predictedNotTakenIncorrect 411314 # Number of branches that were predicted not taken incorrectly 7599988Snilay@cs.wisc.edusystem.cpu.iew.branchMispredicts 613361 # Number of branch mispredicts detected at execute 7609988Snilay@cs.wisc.edusystem.cpu.iew.iewExecutedInsts 56348369 # Number of executed instructions 7619988Snilay@cs.wisc.edusystem.cpu.iew.iewExecLoadInsts 9996094 # Number of load instructions executed 7629988Snilay@cs.wisc.edusystem.cpu.iew.iewExecSquashedInsts 466562 # Number of squashed instructions skipped in execute 7638464SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 7649988Snilay@cs.wisc.edusystem.cpu.iew.exec_nop 3523369 # number of nop insts executed 7659988Snilay@cs.wisc.edusystem.cpu.iew.exec_refs 16615920 # number of memory reference insts executed 7669988Snilay@cs.wisc.edusystem.cpu.iew.exec_branches 8927027 # Number of branches executed 7679988Snilay@cs.wisc.edusystem.cpu.iew.exec_stores 6619826 # Number of stores executed 7689988Snilay@cs.wisc.edusystem.cpu.iew.exec_rate 0.461997 # Inst execution rate 7699988Snilay@cs.wisc.edusystem.cpu.iew.wb_sent 56016387 # cumulative count of insts sent to commit 7709988Snilay@cs.wisc.edusystem.cpu.iew.wb_count 55901207 # cumulative count of insts written-back 7719988Snilay@cs.wisc.edusystem.cpu.iew.wb_producers 27709617 # num instructions producing a value 7729988Snilay@cs.wisc.edusystem.cpu.iew.wb_consumers 37531222 # num instructions consuming a value 7738464SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 7749988Snilay@cs.wisc.edusystem.cpu.iew.wb_rate 0.458331 # insts written-back per cycle 7759988Snilay@cs.wisc.edusystem.cpu.iew.wb_fanout 0.738308 # average fanout of values written-back 7768464SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 7779988Snilay@cs.wisc.edusystem.cpu.commit.commitSquashedInsts 7496348 # The number of squashed insts skipped by commit 7789988Snilay@cs.wisc.edusystem.cpu.commit.commitNonSpecStalls 660982 # The number of times commit has been forced to stall to communicate backwards 7799988Snilay@cs.wisc.edusystem.cpu.commit.branchMispredicts 568504 # The number of times a branch was mispredicted 7809988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::samples 80207625 # Number of insts commited each cycle 7819988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::mean 0.700316 # Number of insts commited each cycle 7829988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::stdev 1.629380 # Number of insts commited each cycle 7838241SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 7849988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::0 59390670 74.05% 74.05% # Number of insts commited each cycle 7859988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::1 8659340 10.80% 84.84% # Number of insts commited each cycle 7869988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::2 4620197 5.76% 90.60% # Number of insts commited each cycle 7879988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::3 2517886 3.14% 93.74% # Number of insts commited each cycle 7889988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::4 1507376 1.88% 95.62% # Number of insts commited each cycle 7899988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::5 612052 0.76% 96.38% # Number of insts commited each cycle 7909988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::6 525608 0.66% 97.04% # Number of insts commited each cycle 7919988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::7 522089 0.65% 97.69% # Number of insts commited each cycle 7929988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::8 1852407 2.31% 100.00% # Number of insts commited each cycle 7938241SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 7948241SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 7958241SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 7969988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::total 80207625 # Number of insts commited each cycle 7979988Snilay@cs.wisc.edusystem.cpu.commit.committedInsts 56170683 # Number of instructions committed 7989988Snilay@cs.wisc.edusystem.cpu.commit.committedOps 56170683 # Number of ops (including micro ops) committed 7998464SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 8009988Snilay@cs.wisc.edusystem.cpu.commit.refs 15470429 # Number of memory references committed 8019988Snilay@cs.wisc.edusystem.cpu.commit.loads 9092445 # Number of loads committed 8029988Snilay@cs.wisc.edusystem.cpu.commit.membars 226358 # Number of memory barriers committed 8039988Snilay@cs.wisc.edusystem.cpu.commit.branches 8439899 # Number of branches committed 8048517SN/Asystem.cpu.commit.fp_insts 324384 # Number of committed floating point instructions. 8059988Snilay@cs.wisc.edusystem.cpu.commit.int_insts 52020266 # Number of committed integer instructions. 8069988Snilay@cs.wisc.edusystem.cpu.commit.function_calls 740581 # Number of function calls committed. 8079988Snilay@cs.wisc.edusystem.cpu.commit.bw_lim_events 1852407 # number cycles where commit BW limit reached 8088464SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 8099988Snilay@cs.wisc.edusystem.cpu.rob.rob_reads 141772543 # The number of ROB reads 8109988Snilay@cs.wisc.edusystem.cpu.rob.rob_writes 128585215 # The number of ROB writes 8119988Snilay@cs.wisc.edusystem.cpu.timesIdled 1193212 # Number of times that the entire CPU went into an idle state and unscheduled itself 8129988Snilay@cs.wisc.edusystem.cpu.idleCycles 40509912 # Total number of cycles that the CPU has spent unscheduled due to idling 8139988Snilay@cs.wisc.edusystem.cpu.quiesceCycles 3598422122 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 8149988Snilay@cs.wisc.edusystem.cpu.committedInsts 52979882 # Number of Instructions Simulated 8159988Snilay@cs.wisc.edusystem.cpu.committedOps 52979882 # Number of Ops (including micro ops) Simulated 8169988Snilay@cs.wisc.edusystem.cpu.committedInsts_total 52979882 # Number of Instructions Simulated 8179988Snilay@cs.wisc.edusystem.cpu.cpi 2.302138 # CPI: Cycles Per Instruction 8189988Snilay@cs.wisc.edusystem.cpu.cpi_total 2.302138 # CPI: Total CPI of All Threads 8199988Snilay@cs.wisc.edusystem.cpu.ipc 0.434379 # IPC: Instructions Per Cycle 8209988Snilay@cs.wisc.edusystem.cpu.ipc_total 0.434379 # IPC: Total IPC of All Threads 8219988Snilay@cs.wisc.edusystem.cpu.int_regfile_reads 73881277 # number of integer regfile reads 8229988Snilay@cs.wisc.edusystem.cpu.int_regfile_writes 40316653 # number of integer regfile writes 8239988Snilay@cs.wisc.edusystem.cpu.fp_regfile_reads 166009 # number of floating regfile reads 8249988Snilay@cs.wisc.edusystem.cpu.fp_regfile_writes 167434 # number of floating regfile writes 82510036SAli.Saidi@ARM.comsystem.cpu.misc_regfile_reads 2028435 # number of misc regfile reads 8269988Snilay@cs.wisc.edusystem.cpu.misc_regfile_writes 938984 # number of misc regfile writes 8278464SN/Asystem.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 8288464SN/Asystem.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 8298464SN/Asystem.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 8308464SN/Asystem.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 8318464SN/Asystem.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 8328983Snate@binkert.orgsystem.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 8338464SN/Asystem.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 8348464SN/Asystem.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 8358983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 8368464SN/Asystem.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 8378464SN/Asystem.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 8388983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 8398464SN/Asystem.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR 8408464SN/Asystem.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 8418983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 8428464SN/Asystem.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 8438464SN/Asystem.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 8448983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 8458464SN/Asystem.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR 8468464SN/Asystem.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 8478983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 8488464SN/Asystem.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 8498464SN/Asystem.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 8508983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 8518464SN/Asystem.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 8528464SN/Asystem.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 8538983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 8548464SN/Asystem.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 8558983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 8568464SN/Asystem.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 8578464SN/Asystem.tsunami.ethernet.droppedPackets 0 # number of packets dropped 8589978Sandreas.hansson@arm.comsystem.iobus.throughput 1454553 # Throughput (bytes/s) 8599729Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadReq 7103 # Transaction distribution 8609729Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadResp 7103 # Transaction distribution 8619729Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 51150 # Transaction distribution 8629729Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 51150 # Transaction distribution 8639729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5052 # Packet count per connected master and slave (bytes) 8649729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 472 # Packet count per connected master and slave (bytes) 8659729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) 8669729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) 8679729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes) 8689729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18120 # Packet count per connected master and slave (bytes) 8699729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 1904 # Packet count per connected master and slave (bytes) 8709729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) 8719729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes) 8729729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) 8739729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes) 8749729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 8759729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 33056 # Packet count per connected master and slave (bytes) 8769729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes) 8779729Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes) 8789729Sandreas.hansson@arm.comsystem.iobus.pkt_count::total 116506 # Packet count per connected master and slave (bytes) 8799729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 20208 # Cumulative packet size per connected master and slave (bytes) 8809729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1888 # Cumulative packet size per connected master and slave (bytes) 8819729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) 8829729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) 8839729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes) 8849729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 # Cumulative packet size per connected master and slave (bytes) 8859729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes) 8869729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) 8879729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes) 8889729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) 8899729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) 8909729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 8919729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.bridge.master::total 44148 # Cumulative packet size per connected master and slave (bytes) 8929729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes) 8939729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes) 8949729Sandreas.hansson@arm.comsystem.iobus.tot_pkt_size::total 2705756 # Cumulative packet size per connected master and slave (bytes) 8959729Sandreas.hansson@arm.comsystem.iobus.data_through_bus 2705756 # Total data (bytes) 8969729Sandreas.hansson@arm.comsystem.iobus.reqLayer0.occupancy 4663000 # Layer occupancy (ticks) 8979729Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 8989729Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 353000 # Layer occupancy (ticks) 8999729Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 9009729Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks) 9019729Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 9029729Sandreas.hansson@arm.comsystem.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks) 9039729Sandreas.hansson@arm.comsystem.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) 9049729Sandreas.hansson@arm.comsystem.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks) 9059729Sandreas.hansson@arm.comsystem.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) 9069729Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 13484000 # Layer occupancy (ticks) 9079729Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 9089729Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 1887000 # Layer occupancy (ticks) 9099729Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 9109729Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 5166000 # Layer occupancy (ticks) 9119729Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 9129729Sandreas.hansson@arm.comsystem.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks) 9139729Sandreas.hansson@arm.comsystem.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 9149729Sandreas.hansson@arm.comsystem.iobus.reqLayer27.occupancy 76000 # Layer occupancy (ticks) 9159729Sandreas.hansson@arm.comsystem.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 9169729Sandreas.hansson@arm.comsystem.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) 9179729Sandreas.hansson@arm.comsystem.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 9189988Snilay@cs.wisc.edusystem.iobus.reqLayer29.occupancy 377738948 # Layer occupancy (ticks) 9199729Sandreas.hansson@arm.comsystem.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) 9209729Sandreas.hansson@arm.comsystem.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) 9219729Sandreas.hansson@arm.comsystem.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) 9229729Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 23458000 # Layer occupancy (ticks) 9239729Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 9249988Snilay@cs.wisc.edusystem.iobus.respLayer1.occupancy 42679505 # Layer occupancy (ticks) 9259729Sandreas.hansson@arm.comsystem.iobus.respLayer1.utilization 0.0 # Layer utilization (%) 9269988Snilay@cs.wisc.edusystem.cpu.toL2Bus.throughput 111941811 # Throughput (bytes/s) 9279988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadReq 2118263 # Transaction distribution 9289988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadResp 2118167 # Transaction distribution 9299729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WriteReq 9598 # Transaction distribution 9309729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WriteResp 9598 # Transaction distribution 9319988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::Writeback 840743 # Transaction distribution 9329988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::UpgradeReq 64 # Transaction distribution 9339797Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution 9349988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::UpgradeResp 66 # Transaction distribution 9359988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadExReq 342536 # Transaction distribution 9369988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadExResp 300985 # Transaction distribution 9379988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::BadAddressError 79 # Transaction distribution 9389988Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2020543 # Packet count per connected master and slave (bytes) 9399988Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3677710 # Packet count per connected master and slave (bytes) 9409988Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count::total 5698253 # Packet count per connected master and slave (bytes) 9419988Snilay@cs.wisc.edusystem.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 64653440 # Cumulative packet size per connected master and slave (bytes) 9429988Snilay@cs.wisc.edusystem.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143572596 # Cumulative packet size per connected master and slave (bytes) 9439988Snilay@cs.wisc.edusystem.cpu.toL2Bus.tot_pkt_size::total 208226036 # Cumulative packet size per connected master and slave (bytes) 9449988Snilay@cs.wisc.edusystem.cpu.toL2Bus.data_through_bus 208215988 # Total data (bytes) 9459988Snilay@cs.wisc.edusystem.cpu.toL2Bus.snoop_data_through_bus 17920 # Total snoop data (bytes) 9469988Snilay@cs.wisc.edusystem.cpu.toL2Bus.reqLayer0.occupancy 2480284498 # Layer occupancy (ticks) 9479729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 9489729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoopLayer0.occupancy 235500 # Layer occupancy (ticks) 9499729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 9509988Snilay@cs.wisc.edusystem.cpu.toL2Bus.respLayer0.occupancy 1518802860 # Layer occupancy (ticks) 9519729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) 9529988Snilay@cs.wisc.edusystem.cpu.toL2Bus.respLayer1.occupancy 2192631666 # Layer occupancy (ticks) 9539729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) 9549988Snilay@cs.wisc.edusystem.cpu.icache.tags.replacements 1009602 # number of replacements 9559988Snilay@cs.wisc.edusystem.cpu.icache.tags.tagsinuse 509.660060 # Cycle average of tags in use 9569988Snilay@cs.wisc.edusystem.cpu.icache.tags.total_refs 7489391 # Total number of references to valid blocks. 9579988Snilay@cs.wisc.edusystem.cpu.icache.tags.sampled_refs 1010110 # Sample count of references to valid blocks. 9589988Snilay@cs.wisc.edusystem.cpu.icache.tags.avg_refs 7.414431 # Average number of references to valid blocks. 9599978Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 26489829250 # Cycle when the warmup percentage was hit. 9609988Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_blocks::cpu.inst 509.660060 # Average occupied blocks per requestor 9619978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.995430 # Average percentage of cache occupancy 9629978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.995430 # Average percentage of cache occupancy 96310036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 508 # Occupied blocks per task id 96410036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 72 # Occupied blocks per task id 96510036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 112 # Occupied blocks per task id 96610036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 324 # Occupied blocks per task id 96710036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.992188 # Percentage of cache occupancy per task id 96810036SAli.Saidi@ARM.comsystem.cpu.icache.tags.tag_accesses 9566377 # Number of tag accesses 96910036SAli.Saidi@ARM.comsystem.cpu.icache.tags.data_accesses 9566377 # Number of data accesses 9709988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::cpu.inst 7489392 # number of ReadReq hits 9719988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::total 7489392 # number of ReadReq hits 9729988Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::cpu.inst 7489392 # number of demand (read+write) hits 9739988Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::total 7489392 # number of demand (read+write) hits 9749988Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::cpu.inst 7489392 # number of overall hits 9759988Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::total 7489392 # number of overall hits 9769988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::cpu.inst 1066652 # number of ReadReq misses 9779988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::total 1066652 # number of ReadReq misses 9789988Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::cpu.inst 1066652 # number of demand (read+write) misses 9799988Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::total 1066652 # number of demand (read+write) misses 9809988Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::cpu.inst 1066652 # number of overall misses 9819988Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::total 1066652 # number of overall misses 9829988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::cpu.inst 14896343949 # number of ReadReq miss cycles 9839988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::total 14896343949 # number of ReadReq miss cycles 9849988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::cpu.inst 14896343949 # number of demand (read+write) miss cycles 9859988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::total 14896343949 # number of demand (read+write) miss cycles 9869988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::cpu.inst 14896343949 # number of overall miss cycles 9879988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::total 14896343949 # number of overall miss cycles 9889988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::cpu.inst 8556044 # number of ReadReq accesses(hits+misses) 9899988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::total 8556044 # number of ReadReq accesses(hits+misses) 9909988Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::cpu.inst 8556044 # number of demand (read+write) accesses 9919988Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::total 8556044 # number of demand (read+write) accesses 9929988Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::cpu.inst 8556044 # number of overall (read+write) accesses 9939988Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::total 8556044 # number of overall (read+write) accesses 9949988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124666 # miss rate for ReadReq accesses 9959988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::total 0.124666 # miss rate for ReadReq accesses 9969988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::cpu.inst 0.124666 # miss rate for demand accesses 9979988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::total 0.124666 # miss rate for demand accesses 9989988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::cpu.inst 0.124666 # miss rate for overall accesses 9999988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::total 0.124666 # miss rate for overall accesses 10009988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13965.514478 # average ReadReq miss latency 10019988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::total 13965.514478 # average ReadReq miss latency 10029988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::cpu.inst 13965.514478 # average overall miss latency 10039988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::total 13965.514478 # average overall miss latency 10049988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::cpu.inst 13965.514478 # average overall miss latency 10059988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::total 13965.514478 # average overall miss latency 10069988Snilay@cs.wisc.edusystem.cpu.icache.blocked_cycles::no_mshrs 4660 # number of cycles access was blocked 10079797Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 10089988Snilay@cs.wisc.edusystem.cpu.icache.blocked::no_mshrs 199 # number of cycles access was blocked 10099797Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 10109988Snilay@cs.wisc.edusystem.cpu.icache.avg_blocked_cycles::no_mshrs 23.417085 # average number of cycles each access was blocked 10119797Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 10128464SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 10138464SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 10149988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 56319 # number of ReadReq MSHR hits 10159988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::total 56319 # number of ReadReq MSHR hits 10169988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::cpu.inst 56319 # number of demand (read+write) MSHR hits 10179988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::total 56319 # number of demand (read+write) MSHR hits 10189988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::cpu.inst 56319 # number of overall MSHR hits 10199988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::total 56319 # number of overall MSHR hits 10209988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 1010333 # number of ReadReq MSHR misses 10219988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::total 1010333 # number of ReadReq MSHR misses 10229988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::cpu.inst 1010333 # number of demand (read+write) MSHR misses 10239988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::total 1010333 # number of demand (read+write) MSHR misses 10249988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::cpu.inst 1010333 # number of overall MSHR misses 10259988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::total 1010333 # number of overall MSHR misses 10269988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12206065633 # number of ReadReq MSHR miss cycles 10279988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::total 12206065633 # number of ReadReq MSHR miss cycles 10289988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 12206065633 # number of demand (read+write) MSHR miss cycles 10299988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::total 12206065633 # number of demand (read+write) MSHR miss cycles 10309988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 12206065633 # number of overall MSHR miss cycles 10319988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::total 12206065633 # number of overall MSHR miss cycles 10329988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.118084 # mshr miss rate for ReadReq accesses 10339988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.118084 # mshr miss rate for ReadReq accesses 10349988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.118084 # mshr miss rate for demand accesses 10359988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::total 0.118084 # mshr miss rate for demand accesses 10369988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.118084 # mshr miss rate for overall accesses 10379988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::total 0.118084 # mshr miss rate for overall accesses 10389988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12081.230281 # average ReadReq mshr miss latency 10399988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12081.230281 # average ReadReq mshr miss latency 10409988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12081.230281 # average overall mshr miss latency 10419988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::total 12081.230281 # average overall mshr miss latency 10429988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12081.230281 # average overall mshr miss latency 10439988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::total 12081.230281 # average overall mshr miss latency 10448464SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 10459988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.replacements 338298 # number of replacements 10469988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.tagsinuse 65338.001327 # Cycle average of tags in use 10479988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.total_refs 2546240 # Total number of references to valid blocks. 10489988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.sampled_refs 403465 # Sample count of references to valid blocks. 10499988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.avg_refs 6.310932 # Average number of references to valid blocks. 10509978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 5511908750 # Cycle when the warmup percentage was hit. 10519988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::writebacks 53847.908430 # Average occupied blocks per requestor 10529988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::cpu.inst 5309.513440 # Average occupied blocks per requestor 10539988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::cpu.data 6180.579458 # Average occupied blocks per requestor 10549988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::writebacks 0.821654 # Average percentage of cache occupancy 10559988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.081017 # Average percentage of cache occupancy 10569988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::cpu.data 0.094308 # Average percentage of cache occupancy 10579988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::total 0.996979 # Average percentage of cache occupancy 105810036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 65167 # Occupied blocks per task id 105910036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 492 # Occupied blocks per task id 106010036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 3492 # Occupied blocks per task id 106110036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 3315 # Occupied blocks per task id 106210036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 2416 # Occupied blocks per task id 106310036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 55452 # Occupied blocks per task id 106410036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.994370 # Percentage of cache occupancy per task id 106510036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.tag_accesses 26727370 # Number of tag accesses 106610036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.data_accesses 26727370 # Number of data accesses 10679988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::cpu.inst 995146 # number of ReadReq hits 10689988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::cpu.data 827013 # number of ReadReq hits 10699988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::total 1822159 # number of ReadReq hits 10709988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_hits::writebacks 840743 # number of Writeback hits 10719988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_hits::total 840743 # number of Writeback hits 10729988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits 10739988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits 10749988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_hits::cpu.data 1 # number of SCUpgradeReq hits 10759988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits 10769988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_hits::cpu.data 185570 # number of ReadExReq hits 10779988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_hits::total 185570 # number of ReadExReq hits 10789988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::cpu.inst 995146 # number of demand (read+write) hits 10799988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::cpu.data 1012583 # number of demand (read+write) hits 10809988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::total 2007729 # number of demand (read+write) hits 10819988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::cpu.inst 995146 # number of overall hits 10829988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::cpu.data 1012583 # number of overall hits 10839988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::total 2007729 # number of overall hits 10849988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::cpu.inst 15064 # number of ReadReq misses 10859988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::cpu.data 273814 # number of ReadReq misses 10869988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::total 288878 # number of ReadReq misses 10879988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_misses::cpu.data 38 # number of UpgradeReq misses 10889988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_misses::total 38 # number of UpgradeReq misses 10899988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses 10909988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses 10919988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::cpu.data 115414 # number of ReadExReq misses 10929988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::total 115414 # number of ReadExReq misses 10939988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.inst 15064 # number of demand (read+write) misses 10949988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.data 389228 # number of demand (read+write) misses 10959988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::total 404292 # number of demand (read+write) misses 10969988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.inst 15064 # number of overall misses 10979988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.data 389228 # number of overall misses 10989988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::total 404292 # number of overall misses 10999988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1218545993 # number of ReadReq miss cycles 11009988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 17819527728 # number of ReadReq miss cycles 11019988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::total 19038073721 # number of ReadReq miss cycles 11029988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 262498 # number of UpgradeReq miss cycles 11039988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_latency::total 262498 # number of UpgradeReq miss cycles 11049988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 22999 # number of SCUpgradeReq miss cycles 11059988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_miss_latency::total 22999 # number of SCUpgradeReq miss cycles 11069988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9547009857 # number of ReadExReq miss cycles 11079988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::total 9547009857 # number of ReadExReq miss cycles 11089988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.inst 1218545993 # number of demand (read+write) miss cycles 11099988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.data 27366537585 # number of demand (read+write) miss cycles 11109988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::total 28585083578 # number of demand (read+write) miss cycles 11119988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.inst 1218545993 # number of overall miss cycles 11129988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.data 27366537585 # number of overall miss cycles 11139988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::total 28585083578 # number of overall miss cycles 11149988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::cpu.inst 1010210 # number of ReadReq accesses(hits+misses) 11159988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::cpu.data 1100827 # number of ReadReq accesses(hits+misses) 11169988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::total 2111037 # number of ReadReq accesses(hits+misses) 11179988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_accesses::writebacks 840743 # number of Writeback accesses(hits+misses) 11189988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_accesses::total 840743 # number of Writeback accesses(hits+misses) 11199988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 64 # number of UpgradeReq accesses(hits+misses) 11209988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_accesses::total 64 # number of UpgradeReq accesses(hits+misses) 11219797Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 2 # number of SCUpgradeReq accesses(hits+misses) 11229797Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) 11239988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::cpu.data 300984 # number of ReadExReq accesses(hits+misses) 11249988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::total 300984 # number of ReadExReq accesses(hits+misses) 11259988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.inst 1010210 # number of demand (read+write) accesses 11269988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.data 1401811 # number of demand (read+write) accesses 11279988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::total 2412021 # number of demand (read+write) accesses 11289988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.inst 1010210 # number of overall (read+write) accesses 11299988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.data 1401811 # number of overall (read+write) accesses 11309988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::total 2412021 # number of overall (read+write) accesses 11319988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014912 # miss rate for ReadReq accesses 11329988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248735 # miss rate for ReadReq accesses 11339988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::total 0.136842 # miss rate for ReadReq accesses 11349988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.593750 # miss rate for UpgradeReq accesses 11359988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.593750 # miss rate for UpgradeReq accesses 11369988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for SCUpgradeReq accesses 11379988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.500000 # miss rate for SCUpgradeReq accesses 11389988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383456 # miss rate for ReadExReq accesses 11399988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_rate::total 0.383456 # miss rate for ReadExReq accesses 11409988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.014912 # miss rate for demand accesses 11419988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.data 0.277661 # miss rate for demand accesses 11429988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::total 0.167615 # miss rate for demand accesses 11439988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.014912 # miss rate for overall accesses 11449988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.data 0.277661 # miss rate for overall accesses 11459988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::total 0.167615 # miss rate for overall accesses 11469988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80891.263476 # average ReadReq miss latency 11479988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65078.950412 # average ReadReq miss latency 11489988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::total 65903.508474 # average ReadReq miss latency 11499988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 6907.842105 # average UpgradeReq miss latency 11509988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 6907.842105 # average UpgradeReq miss latency 11519988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 22999 # average SCUpgradeReq miss latency 11529988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 22999 # average SCUpgradeReq miss latency 11539988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82719.686147 # average ReadExReq miss latency 11549988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 82719.686147 # average ReadExReq miss latency 11559988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80891.263476 # average overall miss latency 11569988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 70309.786513 # average overall miss latency 11579988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::total 70704.054441 # average overall miss latency 11589988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80891.263476 # average overall miss latency 11599988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 70309.786513 # average overall miss latency 11609988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::total 70704.054441 # average overall miss latency 11619285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 11629285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 11639285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 11649285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 11659285Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 11669285Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 11679285Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 11689285Sandreas.hansson@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 11699988Snilay@cs.wisc.edusystem.cpu.l2cache.writebacks::writebacks 75917 # number of writebacks 11709988Snilay@cs.wisc.edusystem.cpu.l2cache.writebacks::total 75917 # number of writebacks 11719285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits 11729285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits 11739285Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits 11749285Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits 11759285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits 11769285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits 11779988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15063 # number of ReadReq MSHR misses 11789988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273814 # number of ReadReq MSHR misses 11799988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::total 288877 # number of ReadReq MSHR misses 11809988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 38 # number of UpgradeReq MSHR misses 11819988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_misses::total 38 # number of UpgradeReq MSHR misses 11829988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses 11839988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses 11849988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115414 # number of ReadExReq MSHR misses 11859988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::total 115414 # number of ReadExReq MSHR misses 11869988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.inst 15063 # number of demand (read+write) MSHR misses 11879988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.data 389228 # number of demand (read+write) MSHR misses 11889988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::total 404291 # number of demand (read+write) MSHR misses 11899988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.inst 15063 # number of overall MSHR misses 11909988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.data 389228 # number of overall MSHR misses 11919988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::total 404291 # number of overall MSHR misses 11929988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1028470757 # number of ReadReq MSHR miss cycles 11939988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14406345772 # number of ReadReq MSHR miss cycles 11949988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 15434816529 # number of ReadReq MSHR miss cycles 11959988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 532033 # number of UpgradeReq MSHR miss cycles 11969988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 532033 # number of UpgradeReq MSHR miss cycles 11979988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 10001 # number of SCUpgradeReq MSHR miss cycles 11989988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles 11999988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8124534143 # number of ReadExReq MSHR miss cycles 12009988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8124534143 # number of ReadExReq MSHR miss cycles 12019988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1028470757 # number of demand (read+write) MSHR miss cycles 12029988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 22530879915 # number of demand (read+write) MSHR miss cycles 12039988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::total 23559350672 # number of demand (read+write) MSHR miss cycles 12049988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1028470757 # number of overall MSHR miss cycles 12059988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 22530879915 # number of overall MSHR miss cycles 12069988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::total 23559350672 # number of overall MSHR miss cycles 12079988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333940000 # number of ReadReq MSHR uncacheable cycles 12089988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333940000 # number of ReadReq MSHR uncacheable cycles 12099988Snilay@cs.wisc.edusystem.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882589500 # number of WriteReq MSHR uncacheable cycles 12109988Snilay@cs.wisc.edusystem.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882589500 # number of WriteReq MSHR uncacheable cycles 12119988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216529500 # number of overall MSHR uncacheable cycles 12129988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216529500 # number of overall MSHR uncacheable cycles 12139988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014911 # mshr miss rate for ReadReq accesses 12149988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248735 # mshr miss rate for ReadReq accesses 12159988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136841 # mshr miss rate for ReadReq accesses 12169988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.593750 # mshr miss rate for UpgradeReq accesses 12179988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.593750 # mshr miss rate for UpgradeReq accesses 12189988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SCUpgradeReq accesses 12199988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SCUpgradeReq accesses 12209988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383456 # mshr miss rate for ReadExReq accesses 12219988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383456 # mshr miss rate for ReadExReq accesses 12229988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014911 # mshr miss rate for demand accesses 12239988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277661 # mshr miss rate for demand accesses 12249988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::total 0.167615 # mshr miss rate for demand accesses 12259988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014911 # mshr miss rate for overall accesses 12269988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277661 # mshr miss rate for overall accesses 12279988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::total 0.167615 # mshr miss rate for overall accesses 12289988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 68277.949744 # average ReadReq mshr miss latency 12299988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52613.620092 # average ReadReq mshr miss latency 12309988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 53430.409929 # average ReadReq mshr miss latency 12319988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14000.868421 # average UpgradeReq mshr miss latency 12329988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14000.868421 # average UpgradeReq mshr miss latency 12339988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency 12349988Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency 12359988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70394.702055 # average ReadExReq mshr miss latency 12369988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70394.702055 # average ReadExReq mshr miss latency 12379988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68277.949744 # average overall mshr miss latency 12389988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 57886.071698 # average overall mshr miss latency 12399988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 58273.250386 # average overall mshr miss latency 12409988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68277.949744 # average overall mshr miss latency 12419988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57886.071698 # average overall mshr miss latency 12429988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 58273.250386 # average overall mshr miss latency 12439285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency 12449285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 12459285Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency 12469285Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 12479285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency 12489285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 12499285Sandreas.hansson@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 12509988Snilay@cs.wisc.edusystem.cpu.dcache.tags.replacements 1401219 # number of replacements 12519988Snilay@cs.wisc.edusystem.cpu.dcache.tags.tagsinuse 511.994567 # Cycle average of tags in use 12529988Snilay@cs.wisc.edusystem.cpu.dcache.tags.total_refs 11810743 # Total number of references to valid blocks. 12539988Snilay@cs.wisc.edusystem.cpu.dcache.tags.sampled_refs 1401731 # Sample count of references to valid blocks. 12549988Snilay@cs.wisc.edusystem.cpu.dcache.tags.avg_refs 8.425827 # Average number of references to valid blocks. 12559978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 25477000 # Cycle when the warmup percentage was hit. 12569988Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_blocks::cpu.data 511.994567 # Average occupied blocks per requestor 12579838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy 12589838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999989 # Average percentage of cache occupancy 125910036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 126010036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 415 # Occupied blocks per task id 126110036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 94 # Occupied blocks per task id 126210036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 3 # Occupied blocks per task id 126310036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 126410036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.tag_accesses 63738376 # Number of tag accesses 126510036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.data_accesses 63738376 # Number of data accesses 12669988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::cpu.data 7205308 # number of ReadReq hits 12679988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::total 7205308 # number of ReadReq hits 12689988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::cpu.data 4203634 # number of WriteReq hits 12699988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::total 4203634 # number of WriteReq hits 12709988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_hits::cpu.data 186044 # number of LoadLockedReq hits 12719988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_hits::total 186044 # number of LoadLockedReq hits 12729988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_hits::cpu.data 215517 # number of StoreCondReq hits 12739988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_hits::total 215517 # number of StoreCondReq hits 12749988Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::cpu.data 11408942 # number of demand (read+write) hits 12759988Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::total 11408942 # number of demand (read+write) hits 12769988Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::cpu.data 11408942 # number of overall hits 12779988Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::total 11408942 # number of overall hits 12789988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::cpu.data 1806790 # number of ReadReq misses 12799988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::total 1806790 # number of ReadReq misses 12809988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::cpu.data 1944128 # number of WriteReq misses 12819988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::total 1944128 # number of WriteReq misses 12829988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_misses::cpu.data 22738 # number of LoadLockedReq misses 12839988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_misses::total 22738 # number of LoadLockedReq misses 12849797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_misses::cpu.data 2 # number of StoreCondReq misses 12859797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses 12869988Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::cpu.data 3750918 # number of demand (read+write) misses 12879988Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::total 3750918 # number of demand (read+write) misses 12889988Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::cpu.data 3750918 # number of overall misses 12899988Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::total 3750918 # number of overall misses 12909988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::cpu.data 40335866684 # number of ReadReq miss cycles 12919988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::total 40335866684 # number of ReadReq miss cycles 12929988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::cpu.data 77256495609 # number of WriteReq miss cycles 12939988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::total 77256495609 # number of WriteReq miss cycles 12949988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 322518001 # number of LoadLockedReq miss cycles 12959988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_latency::total 322518001 # number of LoadLockedReq miss cycles 12969988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_miss_latency::cpu.data 39001 # number of StoreCondReq miss cycles 12979988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_miss_latency::total 39001 # number of StoreCondReq miss cycles 12989988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::cpu.data 117592362293 # number of demand (read+write) miss cycles 12999988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::total 117592362293 # number of demand (read+write) miss cycles 13009988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::cpu.data 117592362293 # number of overall miss cycles 13019988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::total 117592362293 # number of overall miss cycles 13029988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::cpu.data 9012098 # number of ReadReq accesses(hits+misses) 13039988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::total 9012098 # number of ReadReq accesses(hits+misses) 13049988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::cpu.data 6147762 # number of WriteReq accesses(hits+misses) 13059988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::total 6147762 # number of WriteReq accesses(hits+misses) 13069988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 208782 # number of LoadLockedReq accesses(hits+misses) 13079988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_accesses::total 208782 # number of LoadLockedReq accesses(hits+misses) 13089988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_accesses::cpu.data 215519 # number of StoreCondReq accesses(hits+misses) 13099988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_accesses::total 215519 # number of StoreCondReq accesses(hits+misses) 13109988Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::cpu.data 15159860 # number of demand (read+write) accesses 13119988Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::total 15159860 # number of demand (read+write) accesses 13129988Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::cpu.data 15159860 # number of overall (read+write) accesses 13139988Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::total 15159860 # number of overall (read+write) accesses 13149988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.200485 # miss rate for ReadReq accesses 13159988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::total 0.200485 # miss rate for ReadReq accesses 13169988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316233 # miss rate for WriteReq accesses 13179988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::total 0.316233 # miss rate for WriteReq accesses 13189988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108908 # miss rate for LoadLockedReq accesses 13199988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.108908 # miss rate for LoadLockedReq accesses 13209797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000009 # miss rate for StoreCondReq accesses 13219797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_miss_rate::total 0.000009 # miss rate for StoreCondReq accesses 13229988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::cpu.data 0.247424 # miss rate for demand accesses 13239988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::total 0.247424 # miss rate for demand accesses 13249988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::cpu.data 0.247424 # miss rate for overall accesses 13259988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::total 0.247424 # miss rate for overall accesses 13269988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22324.601467 # average ReadReq miss latency 13279988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::total 22324.601467 # average ReadReq miss latency 13289988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39738.379165 # average WriteReq miss latency 13299988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::total 39738.379165 # average WriteReq miss latency 13309988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14184.097150 # average LoadLockedReq miss latency 13319988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14184.097150 # average LoadLockedReq miss latency 13329988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 19500.500000 # average StoreCondReq miss latency 13339988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_miss_latency::total 19500.500000 # average StoreCondReq miss latency 13349988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::cpu.data 31350.288727 # average overall miss latency 13359988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::total 31350.288727 # average overall miss latency 13369988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::cpu.data 31350.288727 # average overall miss latency 13379988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::total 31350.288727 # average overall miss latency 13389988Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_mshrs 3041849 # number of cycles access was blocked 13399729Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 733 # number of cycles access was blocked 13409988Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_mshrs 98391 # number of cycles access was blocked 13419620Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_targets 7 # number of cycles access was blocked 13429988Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_mshrs 30.915927 # average number of cycles each access was blocked 13439729Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 104.714286 # average number of cycles each access was blocked 13449348SAli.Saidi@ARM.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 13459348SAli.Saidi@ARM.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 13469988Snilay@cs.wisc.edusystem.cpu.dcache.writebacks::writebacks 840743 # number of writebacks 13479988Snilay@cs.wisc.edusystem.cpu.dcache.writebacks::total 840743 # number of writebacks 13489988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 722826 # number of ReadReq MSHR hits 13499988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::total 722826 # number of ReadReq MSHR hits 13509988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1643736 # number of WriteReq MSHR hits 13519988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_hits::total 1643736 # number of WriteReq MSHR hits 13529988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5220 # number of LoadLockedReq MSHR hits 13539988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_hits::total 5220 # number of LoadLockedReq MSHR hits 13549988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::cpu.data 2366562 # number of demand (read+write) MSHR hits 13559988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::total 2366562 # number of demand (read+write) MSHR hits 13569988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::cpu.data 2366562 # number of overall MSHR hits 13579988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::total 2366562 # number of overall MSHR hits 13589988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083964 # number of ReadReq MSHR misses 13599988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::total 1083964 # number of ReadReq MSHR misses 13609988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 300392 # number of WriteReq MSHR misses 13619988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::total 300392 # number of WriteReq MSHR misses 13629988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17518 # number of LoadLockedReq MSHR misses 13639988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_misses::total 17518 # number of LoadLockedReq MSHR misses 13649797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 2 # number of StoreCondReq MSHR misses 13659797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses 13669988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::cpu.data 1384356 # number of demand (read+write) MSHR misses 13679988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::total 1384356 # number of demand (read+write) MSHR misses 13689988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::cpu.data 1384356 # number of overall MSHR misses 13699988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::total 1384356 # number of overall MSHR misses 13709988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 27183263254 # number of ReadReq MSHR miss cycles 13719988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::total 27183263254 # number of ReadReq MSHR miss cycles 13729988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11761438359 # number of WriteReq MSHR miss cycles 13739988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::total 11761438359 # number of WriteReq MSHR miss cycles 13749988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 200916999 # number of LoadLockedReq MSHR miss cycles 13759988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 200916999 # number of LoadLockedReq MSHR miss cycles 13769988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 34999 # number of StoreCondReq MSHR miss cycles 13779988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_miss_latency::total 34999 # number of StoreCondReq MSHR miss cycles 13789988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 38944701613 # number of demand (read+write) MSHR miss cycles 13799988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::total 38944701613 # number of demand (read+write) MSHR miss cycles 13809988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 38944701613 # number of overall MSHR miss cycles 13819988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::total 38944701613 # number of overall MSHR miss cycles 13829988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1424030000 # number of ReadReq MSHR uncacheable cycles 13839988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1424030000 # number of ReadReq MSHR uncacheable cycles 13849988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997779498 # number of WriteReq MSHR uncacheable cycles 13859988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997779498 # number of WriteReq MSHR uncacheable cycles 13869988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421809498 # number of overall MSHR uncacheable cycles 13879988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_uncacheable_latency::total 3421809498 # number of overall MSHR uncacheable cycles 13889988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120279 # mshr miss rate for ReadReq accesses 13899988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120279 # mshr miss rate for ReadReq accesses 13909988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048862 # mshr miss rate for WriteReq accesses 13919988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048862 # mshr miss rate for WriteReq accesses 13929978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083906 # mshr miss rate for LoadLockedReq accesses 13939978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083906 # mshr miss rate for LoadLockedReq accesses 13949797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for StoreCondReq accesses 13959797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000009 # mshr miss rate for StoreCondReq accesses 13969988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091317 # mshr miss rate for demand accesses 13979988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::total 0.091317 # mshr miss rate for demand accesses 13989988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091317 # mshr miss rate for overall accesses 13999988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::total 0.091317 # mshr miss rate for overall accesses 14009988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25077.643957 # average ReadReq mshr miss latency 14019988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25077.643957 # average ReadReq mshr miss latency 14029988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39153.633782 # average WriteReq mshr miss latency 14039988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39153.633782 # average WriteReq mshr miss latency 14049988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11469.174506 # average LoadLockedReq mshr miss latency 14059988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11469.174506 # average LoadLockedReq mshr miss latency 14069988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 17499.500000 # average StoreCondReq mshr miss latency 14079988Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 17499.500000 # average StoreCondReq mshr miss latency 14089988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28131.999004 # average overall mshr miss latency 14099988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::total 28131.999004 # average overall mshr miss latency 14109988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28131.999004 # average overall mshr miss latency 14119988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::total 28131.999004 # average overall mshr miss latency 14129348SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency 14139348SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 14149348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency 14159348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 14169348SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency 14179348SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 14189348SAli.Saidi@ARM.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 14195703SN/Asystem.cpu.kern.inst.arm 0 # number of arm instructions executed 14209988Snilay@cs.wisc.edusystem.cpu.kern.inst.quiesce 6442 # number of quiesce instructions executed 14219729Sandreas.hansson@arm.comsystem.cpu.kern.inst.hwrei 211017 # number of hwrei instructions executed 14229978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::0 74665 40.97% 40.97% # number of times we switched to this ipl 14239285Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl 14249729Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::22 1880 1.03% 42.07% # number of times we switched to this ipl 14259978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::31 105572 57.93% 100.00% # number of times we switched to this ipl 14269978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::total 182248 # number of times we switched to this ipl 14279978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::0 73298 49.32% 49.32% # number of times we switched to this ipl from a different ipl 14289285Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl 14299729Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::22 1880 1.27% 50.68% # number of times we switched to this ipl from a different ipl 14309978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::31 73298 49.32% 100.00% # number of times we switched to this ipl from a different ipl 14319978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::total 148607 # number of times we switched to this ipl from a different ipl 14329988Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::0 1818029044000 97.73% 97.73% # number of cycles we spent at this ipl 14339988Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::21 64103000 0.00% 97.74% # number of cycles we spent at this ipl 14349988Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::22 561251500 0.03% 97.77% # number of cycles we spent at this ipl 14359988Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::31 41542545500 2.23% 100.00% # number of cycles we spent at this ipl 14369988Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::total 1860196944000 # number of cycles we spent at this ipl 14379978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_used::0 0.981692 # fraction of swpipl calls that actually changed the ipl 14386127SN/Asystem.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 14396127SN/Asystem.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 14409978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_used::31 0.694294 # fraction of swpipl calls that actually changed the ipl 14419978Sandreas.hansson@arm.comsystem.cpu.kern.ipl_used::total 0.815411 # fraction of swpipl calls that actually changed the ipl 14426291SN/Asystem.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed 14436291SN/Asystem.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed 14446291SN/Asystem.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed 14456291SN/Asystem.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed 14466291SN/Asystem.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed 14476291SN/Asystem.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed 14486291SN/Asystem.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed 14496291SN/Asystem.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed 14506291SN/Asystem.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed 14516291SN/Asystem.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed 14526291SN/Asystem.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed 14536291SN/Asystem.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed 14546291SN/Asystem.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed 14556291SN/Asystem.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed 14566291SN/Asystem.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed 14576291SN/Asystem.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed 14586291SN/Asystem.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed 14596291SN/Asystem.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed 14606291SN/Asystem.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed 14616291SN/Asystem.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed 14626291SN/Asystem.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed 14636291SN/Asystem.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed 14646291SN/Asystem.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed 14656291SN/Asystem.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed 14666291SN/Asystem.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed 14676291SN/Asystem.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed 14686291SN/Asystem.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed 14696291SN/Asystem.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed 14706291SN/Asystem.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed 14716291SN/Asystem.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed 14726127SN/Asystem.cpu.kern.syscall::total 326 # number of syscalls executed 14738464SN/Asystem.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 14748464SN/Asystem.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed 14758464SN/Asystem.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed 14768464SN/Asystem.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed 14779285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed 14789285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed 14799199Sandreas.hansson@arm.comsystem.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed 14809978Sandreas.hansson@arm.comsystem.cpu.kern.callpal::swpipl 175131 91.23% 93.43% # number of callpals executed 14819978Sandreas.hansson@arm.comsystem.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed 14829285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed 14839199Sandreas.hansson@arm.comsystem.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed 14849285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::rdusp 9 0.00% 96.98% # number of callpals executed 14859285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::whami 2 0.00% 96.98% # number of callpals executed 14869729Sandreas.hansson@arm.comsystem.cpu.kern.callpal::rti 5105 2.66% 99.64% # number of callpals executed 14878464SN/Asystem.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed 14888464SN/Asystem.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed 14899729Sandreas.hansson@arm.comsystem.cpu.kern.callpal::total 191976 # number of callpals executed 14909978Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch::kernel 5852 # number of protection mode switches 14919978Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch::user 1740 # number of protection mode switches 14929978Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch::idle 2095 # number of protection mode switches 14939978Sandreas.hansson@arm.comsystem.cpu.kern.mode_good::kernel 1910 14949978Sandreas.hansson@arm.comsystem.cpu.kern.mode_good::user 1740 14958517SN/Asystem.cpu.kern.mode_good::idle 170 14969978Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch_good::kernel 0.326384 # fraction of useful protection mode switches 14978464SN/Asystem.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 14989978Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch_good::idle 0.081146 # fraction of useful protection mode switches 14999978Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch_good::total 0.394343 # fraction of useful protection mode switches 15009988Snilay@cs.wisc.edusystem.cpu.kern.mode_ticks::kernel 29636227500 1.59% 1.59% # number of ticks spent at the given mode 15019988Snilay@cs.wisc.edusystem.cpu.kern.mode_ticks::user 2736556500 0.15% 1.74% # number of ticks spent at the given mode 15029988Snilay@cs.wisc.edusystem.cpu.kern.mode_ticks::idle 1827824152000 98.26% 100.00% # number of ticks spent at the given mode 15038517SN/Asystem.cpu.kern.swap_context 4177 # number of times the context was actually changed 15045703SN/A 15055703SN/A---------- End Simulation Statistics ---------- 1506