stats.txt revision 9289
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 1.902683 # Number of seconds simulated 4sim_ticks 1902682770000 # Number of ticks simulated 5final_tick 1902682770000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 192931 # Simulator instruction rate (inst/s) 8host_op_rate 192931 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 6436506827 # Simulator tick rate (ticks/s) 10host_mem_usage 296908 # Number of bytes of host memory used 11host_seconds 295.61 # Real time elapsed on the host 12sim_insts 57032045 # Number of instructions simulated 13sim_ops 57032045 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu0.inst 906816 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu0.data 24518592 # Number of bytes read from this memory 16system.physmem.bytes_read::tsunami.ide 2650816 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu1.inst 73984 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu1.data 789824 # Number of bytes read from this memory 19system.physmem.bytes_read::total 28940032 # Number of bytes read from this memory 20system.physmem.bytes_inst_read::cpu0.inst 906816 # Number of instructions bytes read from this memory 21system.physmem.bytes_inst_read::cpu1.inst 73984 # Number of instructions bytes read from this memory 22system.physmem.bytes_inst_read::total 980800 # Number of instructions bytes read from this memory 23system.physmem.bytes_written::writebacks 7895360 # Number of bytes written to this memory 24system.physmem.bytes_written::total 7895360 # Number of bytes written to this memory 25system.physmem.num_reads::cpu0.inst 14169 # Number of read requests responded to by this memory 26system.physmem.num_reads::cpu0.data 383103 # Number of read requests responded to by this memory 27system.physmem.num_reads::tsunami.ide 41419 # Number of read requests responded to by this memory 28system.physmem.num_reads::cpu1.inst 1156 # Number of read requests responded to by this memory 29system.physmem.num_reads::cpu1.data 12341 # Number of read requests responded to by this memory 30system.physmem.num_reads::total 452188 # Number of read requests responded to by this memory 31system.physmem.num_writes::writebacks 123365 # Number of write requests responded to by this memory 32system.physmem.num_writes::total 123365 # Number of write requests responded to by this memory 33system.physmem.bw_read::cpu0.inst 476599 # Total read bandwidth from this memory (bytes/s) 34system.physmem.bw_read::cpu0.data 12886327 # Total read bandwidth from this memory (bytes/s) 35system.physmem.bw_read::tsunami.ide 1393199 # Total read bandwidth from this memory (bytes/s) 36system.physmem.bw_read::cpu1.inst 38884 # Total read bandwidth from this memory (bytes/s) 37system.physmem.bw_read::cpu1.data 415111 # Total read bandwidth from this memory (bytes/s) 38system.physmem.bw_read::total 15210119 # Total read bandwidth from this memory (bytes/s) 39system.physmem.bw_inst_read::cpu0.inst 476599 # Instruction read bandwidth from this memory (bytes/s) 40system.physmem.bw_inst_read::cpu1.inst 38884 # Instruction read bandwidth from this memory (bytes/s) 41system.physmem.bw_inst_read::total 515483 # Instruction read bandwidth from this memory (bytes/s) 42system.physmem.bw_write::writebacks 4149593 # Write bandwidth from this memory (bytes/s) 43system.physmem.bw_write::total 4149593 # Write bandwidth from this memory (bytes/s) 44system.physmem.bw_total::writebacks 4149593 # Total bandwidth to/from this memory (bytes/s) 45system.physmem.bw_total::cpu0.inst 476599 # Total bandwidth to/from this memory (bytes/s) 46system.physmem.bw_total::cpu0.data 12886327 # Total bandwidth to/from this memory (bytes/s) 47system.physmem.bw_total::tsunami.ide 1393199 # Total bandwidth to/from this memory (bytes/s) 48system.physmem.bw_total::cpu1.inst 38884 # Total bandwidth to/from this memory (bytes/s) 49system.physmem.bw_total::cpu1.data 415111 # Total bandwidth to/from this memory (bytes/s) 50system.physmem.bw_total::total 19359713 # Total bandwidth to/from this memory (bytes/s) 51system.l2c.replacements 345291 # number of replacements 52system.l2c.tagsinuse 65280.360301 # Cycle average of tags in use 53system.l2c.total_refs 2575351 # Total number of references to valid blocks. 54system.l2c.sampled_refs 410382 # Sample count of references to valid blocks. 55system.l2c.avg_refs 6.275497 # Average number of references to valid blocks. 56system.l2c.warmup_cycle 6143524000 # Cycle when the warmup percentage was hit. 57system.l2c.occ_blocks::writebacks 53635.672684 # Average occupied blocks per requestor 58system.l2c.occ_blocks::cpu0.inst 5378.326569 # Average occupied blocks per requestor 59system.l2c.occ_blocks::cpu0.data 6042.958234 # Average occupied blocks per requestor 60system.l2c.occ_blocks::cpu1.inst 144.667579 # Average occupied blocks per requestor 61system.l2c.occ_blocks::cpu1.data 78.735234 # Average occupied blocks per requestor 62system.l2c.occ_percent::writebacks 0.818415 # Average percentage of cache occupancy 63system.l2c.occ_percent::cpu0.inst 0.082067 # Average percentage of cache occupancy 64system.l2c.occ_percent::cpu0.data 0.092208 # Average percentage of cache occupancy 65system.l2c.occ_percent::cpu1.inst 0.002207 # Average percentage of cache occupancy 66system.l2c.occ_percent::cpu1.data 0.001201 # Average percentage of cache occupancy 67system.l2c.occ_percent::total 0.996099 # Average percentage of cache occupancy 68system.l2c.ReadReq_hits::cpu0.inst 798441 # number of ReadReq hits 69system.l2c.ReadReq_hits::cpu0.data 696934 # number of ReadReq hits 70system.l2c.ReadReq_hits::cpu1.inst 292090 # number of ReadReq hits 71system.l2c.ReadReq_hits::cpu1.data 99595 # number of ReadReq hits 72system.l2c.ReadReq_hits::total 1887060 # number of ReadReq hits 73system.l2c.Writeback_hits::writebacks 812223 # number of Writeback hits 74system.l2c.Writeback_hits::total 812223 # number of Writeback hits 75system.l2c.UpgradeReq_hits::cpu0.data 169 # number of UpgradeReq hits 76system.l2c.UpgradeReq_hits::cpu1.data 397 # number of UpgradeReq hits 77system.l2c.UpgradeReq_hits::total 566 # number of UpgradeReq hits 78system.l2c.SCUpgradeReq_hits::cpu0.data 46 # number of SCUpgradeReq hits 79system.l2c.SCUpgradeReq_hits::cpu1.data 29 # number of SCUpgradeReq hits 80system.l2c.SCUpgradeReq_hits::total 75 # number of SCUpgradeReq hits 81system.l2c.ReadExReq_hits::cpu0.data 135544 # number of ReadExReq hits 82system.l2c.ReadExReq_hits::cpu1.data 39704 # number of ReadExReq hits 83system.l2c.ReadExReq_hits::total 175248 # number of ReadExReq hits 84system.l2c.demand_hits::cpu0.inst 798441 # number of demand (read+write) hits 85system.l2c.demand_hits::cpu0.data 832478 # number of demand (read+write) hits 86system.l2c.demand_hits::cpu1.inst 292090 # number of demand (read+write) hits 87system.l2c.demand_hits::cpu1.data 139299 # number of demand (read+write) hits 88system.l2c.demand_hits::total 2062308 # number of demand (read+write) hits 89system.l2c.overall_hits::cpu0.inst 798441 # number of overall hits 90system.l2c.overall_hits::cpu0.data 832478 # number of overall hits 91system.l2c.overall_hits::cpu1.inst 292090 # number of overall hits 92system.l2c.overall_hits::cpu1.data 139299 # number of overall hits 93system.l2c.overall_hits::total 2062308 # number of overall hits 94system.l2c.ReadReq_misses::cpu0.inst 14171 # number of ReadReq misses 95system.l2c.ReadReq_misses::cpu0.data 272326 # number of ReadReq misses 96system.l2c.ReadReq_misses::cpu1.inst 1173 # number of ReadReq misses 97system.l2c.ReadReq_misses::cpu1.data 1502 # number of ReadReq misses 98system.l2c.ReadReq_misses::total 289172 # number of ReadReq misses 99system.l2c.UpgradeReq_misses::cpu0.data 2767 # number of UpgradeReq misses 100system.l2c.UpgradeReq_misses::cpu1.data 1411 # number of UpgradeReq misses 101system.l2c.UpgradeReq_misses::total 4178 # number of UpgradeReq misses 102system.l2c.SCUpgradeReq_misses::cpu0.data 606 # number of SCUpgradeReq misses 103system.l2c.SCUpgradeReq_misses::cpu1.data 630 # number of SCUpgradeReq misses 104system.l2c.SCUpgradeReq_misses::total 1236 # number of SCUpgradeReq misses 105system.l2c.ReadExReq_misses::cpu0.data 111402 # number of ReadExReq misses 106system.l2c.ReadExReq_misses::cpu1.data 10975 # number of ReadExReq misses 107system.l2c.ReadExReq_misses::total 122377 # number of ReadExReq misses 108system.l2c.demand_misses::cpu0.inst 14171 # number of demand (read+write) misses 109system.l2c.demand_misses::cpu0.data 383728 # number of demand (read+write) misses 110system.l2c.demand_misses::cpu1.inst 1173 # number of demand (read+write) misses 111system.l2c.demand_misses::cpu1.data 12477 # number of demand (read+write) misses 112system.l2c.demand_misses::total 411549 # number of demand (read+write) misses 113system.l2c.overall_misses::cpu0.inst 14171 # number of overall misses 114system.l2c.overall_misses::cpu0.data 383728 # number of overall misses 115system.l2c.overall_misses::cpu1.inst 1173 # number of overall misses 116system.l2c.overall_misses::cpu1.data 12477 # number of overall misses 117system.l2c.overall_misses::total 411549 # number of overall misses 118system.l2c.ReadReq_miss_latency::cpu0.inst 755985500 # number of ReadReq miss cycles 119system.l2c.ReadReq_miss_latency::cpu0.data 14184372500 # number of ReadReq miss cycles 120system.l2c.ReadReq_miss_latency::cpu1.inst 62331000 # number of ReadReq miss cycles 121system.l2c.ReadReq_miss_latency::cpu1.data 81509998 # number of ReadReq miss cycles 122system.l2c.ReadReq_miss_latency::total 15084198998 # number of ReadReq miss cycles 123system.l2c.UpgradeReq_miss_latency::cpu0.data 1749500 # number of UpgradeReq miss cycles 124system.l2c.UpgradeReq_miss_latency::cpu1.data 16214497 # number of UpgradeReq miss cycles 125system.l2c.UpgradeReq_miss_latency::total 17963997 # number of UpgradeReq miss cycles 126system.l2c.SCUpgradeReq_miss_latency::cpu0.data 2002500 # number of SCUpgradeReq miss cycles 127system.l2c.SCUpgradeReq_miss_latency::cpu1.data 367000 # number of SCUpgradeReq miss cycles 128system.l2c.SCUpgradeReq_miss_latency::total 2369500 # number of SCUpgradeReq miss cycles 129system.l2c.ReadExReq_miss_latency::cpu0.data 6034072500 # number of ReadExReq miss cycles 130system.l2c.ReadExReq_miss_latency::cpu1.data 609639000 # number of ReadExReq miss cycles 131system.l2c.ReadExReq_miss_latency::total 6643711500 # number of ReadExReq miss cycles 132system.l2c.demand_miss_latency::cpu0.inst 755985500 # number of demand (read+write) miss cycles 133system.l2c.demand_miss_latency::cpu0.data 20218445000 # number of demand (read+write) miss cycles 134system.l2c.demand_miss_latency::cpu1.inst 62331000 # number of demand (read+write) miss cycles 135system.l2c.demand_miss_latency::cpu1.data 691148998 # number of demand (read+write) miss cycles 136system.l2c.demand_miss_latency::total 21727910498 # number of demand (read+write) miss cycles 137system.l2c.overall_miss_latency::cpu0.inst 755985500 # number of overall miss cycles 138system.l2c.overall_miss_latency::cpu0.data 20218445000 # number of overall miss cycles 139system.l2c.overall_miss_latency::cpu1.inst 62331000 # number of overall miss cycles 140system.l2c.overall_miss_latency::cpu1.data 691148998 # number of overall miss cycles 141system.l2c.overall_miss_latency::total 21727910498 # number of overall miss cycles 142system.l2c.ReadReq_accesses::cpu0.inst 812612 # number of ReadReq accesses(hits+misses) 143system.l2c.ReadReq_accesses::cpu0.data 969260 # number of ReadReq accesses(hits+misses) 144system.l2c.ReadReq_accesses::cpu1.inst 293263 # number of ReadReq accesses(hits+misses) 145system.l2c.ReadReq_accesses::cpu1.data 101097 # number of ReadReq accesses(hits+misses) 146system.l2c.ReadReq_accesses::total 2176232 # number of ReadReq accesses(hits+misses) 147system.l2c.Writeback_accesses::writebacks 812223 # number of Writeback accesses(hits+misses) 148system.l2c.Writeback_accesses::total 812223 # number of Writeback accesses(hits+misses) 149system.l2c.UpgradeReq_accesses::cpu0.data 2936 # number of UpgradeReq accesses(hits+misses) 150system.l2c.UpgradeReq_accesses::cpu1.data 1808 # number of UpgradeReq accesses(hits+misses) 151system.l2c.UpgradeReq_accesses::total 4744 # number of UpgradeReq accesses(hits+misses) 152system.l2c.SCUpgradeReq_accesses::cpu0.data 652 # number of SCUpgradeReq accesses(hits+misses) 153system.l2c.SCUpgradeReq_accesses::cpu1.data 659 # number of SCUpgradeReq accesses(hits+misses) 154system.l2c.SCUpgradeReq_accesses::total 1311 # number of SCUpgradeReq accesses(hits+misses) 155system.l2c.ReadExReq_accesses::cpu0.data 246946 # number of ReadExReq accesses(hits+misses) 156system.l2c.ReadExReq_accesses::cpu1.data 50679 # number of ReadExReq accesses(hits+misses) 157system.l2c.ReadExReq_accesses::total 297625 # number of ReadExReq accesses(hits+misses) 158system.l2c.demand_accesses::cpu0.inst 812612 # number of demand (read+write) accesses 159system.l2c.demand_accesses::cpu0.data 1216206 # number of demand (read+write) accesses 160system.l2c.demand_accesses::cpu1.inst 293263 # number of demand (read+write) accesses 161system.l2c.demand_accesses::cpu1.data 151776 # number of demand (read+write) accesses 162system.l2c.demand_accesses::total 2473857 # number of demand (read+write) accesses 163system.l2c.overall_accesses::cpu0.inst 812612 # number of overall (read+write) accesses 164system.l2c.overall_accesses::cpu0.data 1216206 # number of overall (read+write) accesses 165system.l2c.overall_accesses::cpu1.inst 293263 # number of overall (read+write) accesses 166system.l2c.overall_accesses::cpu1.data 151776 # number of overall (read+write) accesses 167system.l2c.overall_accesses::total 2473857 # number of overall (read+write) accesses 168system.l2c.ReadReq_miss_rate::cpu0.inst 0.017439 # miss rate for ReadReq accesses 169system.l2c.ReadReq_miss_rate::cpu0.data 0.280963 # miss rate for ReadReq accesses 170system.l2c.ReadReq_miss_rate::cpu1.inst 0.004000 # miss rate for ReadReq accesses 171system.l2c.ReadReq_miss_rate::cpu1.data 0.014857 # miss rate for ReadReq accesses 172system.l2c.ReadReq_miss_rate::total 0.132877 # miss rate for ReadReq accesses 173system.l2c.UpgradeReq_miss_rate::cpu0.data 0.942439 # miss rate for UpgradeReq accesses 174system.l2c.UpgradeReq_miss_rate::cpu1.data 0.780420 # miss rate for UpgradeReq accesses 175system.l2c.UpgradeReq_miss_rate::total 0.880691 # miss rate for UpgradeReq accesses 176system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.929448 # miss rate for SCUpgradeReq accesses 177system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.955994 # miss rate for SCUpgradeReq accesses 178system.l2c.SCUpgradeReq_miss_rate::total 0.942792 # miss rate for SCUpgradeReq accesses 179system.l2c.ReadExReq_miss_rate::cpu0.data 0.451119 # miss rate for ReadExReq accesses 180system.l2c.ReadExReq_miss_rate::cpu1.data 0.216559 # miss rate for ReadExReq accesses 181system.l2c.ReadExReq_miss_rate::total 0.411178 # miss rate for ReadExReq accesses 182system.l2c.demand_miss_rate::cpu0.inst 0.017439 # miss rate for demand accesses 183system.l2c.demand_miss_rate::cpu0.data 0.315512 # miss rate for demand accesses 184system.l2c.demand_miss_rate::cpu1.inst 0.004000 # miss rate for demand accesses 185system.l2c.demand_miss_rate::cpu1.data 0.082207 # miss rate for demand accesses 186system.l2c.demand_miss_rate::total 0.166359 # miss rate for demand accesses 187system.l2c.overall_miss_rate::cpu0.inst 0.017439 # miss rate for overall accesses 188system.l2c.overall_miss_rate::cpu0.data 0.315512 # miss rate for overall accesses 189system.l2c.overall_miss_rate::cpu1.inst 0.004000 # miss rate for overall accesses 190system.l2c.overall_miss_rate::cpu1.data 0.082207 # miss rate for overall accesses 191system.l2c.overall_miss_rate::total 0.166359 # miss rate for overall accesses 192system.l2c.ReadReq_avg_miss_latency::cpu0.inst 53347.364336 # average ReadReq miss latency 193system.l2c.ReadReq_avg_miss_latency::cpu0.data 52086.001704 # average ReadReq miss latency 194system.l2c.ReadReq_avg_miss_latency::cpu1.inst 53138.107417 # average ReadReq miss latency 195system.l2c.ReadReq_avg_miss_latency::cpu1.data 54267.641811 # average ReadReq miss latency 196system.l2c.ReadReq_avg_miss_latency::total 52163.414847 # average ReadReq miss latency 197system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 632.273220 # average UpgradeReq miss latency 198system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 11491.493267 # average UpgradeReq miss latency 199system.l2c.UpgradeReq_avg_miss_latency::total 4299.664193 # average UpgradeReq miss latency 200system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 3304.455446 # average SCUpgradeReq miss latency 201system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 582.539683 # average SCUpgradeReq miss latency 202system.l2c.SCUpgradeReq_avg_miss_latency::total 1917.071197 # average SCUpgradeReq miss latency 203system.l2c.ReadExReq_avg_miss_latency::cpu0.data 54164.848926 # average ReadExReq miss latency 204system.l2c.ReadExReq_avg_miss_latency::cpu1.data 55547.972665 # average ReadExReq miss latency 205system.l2c.ReadExReq_avg_miss_latency::total 54288.890069 # average ReadExReq miss latency 206system.l2c.demand_avg_miss_latency::cpu0.inst 53347.364336 # average overall miss latency 207system.l2c.demand_avg_miss_latency::cpu0.data 52689.522266 # average overall miss latency 208system.l2c.demand_avg_miss_latency::cpu1.inst 53138.107417 # average overall miss latency 209system.l2c.demand_avg_miss_latency::cpu1.data 55393.844514 # average overall miss latency 210system.l2c.demand_avg_miss_latency::total 52795.439906 # average overall miss latency 211system.l2c.overall_avg_miss_latency::cpu0.inst 53347.364336 # average overall miss latency 212system.l2c.overall_avg_miss_latency::cpu0.data 52689.522266 # average overall miss latency 213system.l2c.overall_avg_miss_latency::cpu1.inst 53138.107417 # average overall miss latency 214system.l2c.overall_avg_miss_latency::cpu1.data 55393.844514 # average overall miss latency 215system.l2c.overall_avg_miss_latency::total 52795.439906 # average overall miss latency 216system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 217system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 218system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 219system.l2c.blocked::no_targets 0 # number of cycles access was blocked 220system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 221system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 222system.l2c.fast_writes 0 # number of fast writes performed 223system.l2c.cache_copies 0 # number of cache copies performed 224system.l2c.writebacks::writebacks 81845 # number of writebacks 225system.l2c.writebacks::total 81845 # number of writebacks 226system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits 227system.l2c.ReadReq_mshr_hits::cpu1.inst 17 # number of ReadReq MSHR hits 228system.l2c.ReadReq_mshr_hits::total 18 # number of ReadReq MSHR hits 229system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits 230system.l2c.demand_mshr_hits::cpu1.inst 17 # number of demand (read+write) MSHR hits 231system.l2c.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits 232system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits 233system.l2c.overall_mshr_hits::cpu1.inst 17 # number of overall MSHR hits 234system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits 235system.l2c.ReadReq_mshr_misses::cpu0.inst 14170 # number of ReadReq MSHR misses 236system.l2c.ReadReq_mshr_misses::cpu0.data 272326 # number of ReadReq MSHR misses 237system.l2c.ReadReq_mshr_misses::cpu1.inst 1156 # number of ReadReq MSHR misses 238system.l2c.ReadReq_mshr_misses::cpu1.data 1502 # number of ReadReq MSHR misses 239system.l2c.ReadReq_mshr_misses::total 289154 # number of ReadReq MSHR misses 240system.l2c.UpgradeReq_mshr_misses::cpu0.data 2767 # number of UpgradeReq MSHR misses 241system.l2c.UpgradeReq_mshr_misses::cpu1.data 1411 # number of UpgradeReq MSHR misses 242system.l2c.UpgradeReq_mshr_misses::total 4178 # number of UpgradeReq MSHR misses 243system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 606 # number of SCUpgradeReq MSHR misses 244system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 630 # number of SCUpgradeReq MSHR misses 245system.l2c.SCUpgradeReq_mshr_misses::total 1236 # number of SCUpgradeReq MSHR misses 246system.l2c.ReadExReq_mshr_misses::cpu0.data 111402 # number of ReadExReq MSHR misses 247system.l2c.ReadExReq_mshr_misses::cpu1.data 10975 # number of ReadExReq MSHR misses 248system.l2c.ReadExReq_mshr_misses::total 122377 # number of ReadExReq MSHR misses 249system.l2c.demand_mshr_misses::cpu0.inst 14170 # number of demand (read+write) MSHR misses 250system.l2c.demand_mshr_misses::cpu0.data 383728 # number of demand (read+write) MSHR misses 251system.l2c.demand_mshr_misses::cpu1.inst 1156 # number of demand (read+write) MSHR misses 252system.l2c.demand_mshr_misses::cpu1.data 12477 # number of demand (read+write) MSHR misses 253system.l2c.demand_mshr_misses::total 411531 # number of demand (read+write) MSHR misses 254system.l2c.overall_mshr_misses::cpu0.inst 14170 # number of overall MSHR misses 255system.l2c.overall_mshr_misses::cpu0.data 383728 # number of overall MSHR misses 256system.l2c.overall_mshr_misses::cpu1.inst 1156 # number of overall MSHR misses 257system.l2c.overall_mshr_misses::cpu1.data 12477 # number of overall MSHR misses 258system.l2c.overall_mshr_misses::total 411531 # number of overall MSHR misses 259system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 582633500 # number of ReadReq MSHR miss cycles 260system.l2c.ReadReq_mshr_miss_latency::cpu0.data 10923275000 # number of ReadReq MSHR miss cycles 261system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 47336500 # number of ReadReq MSHR miss cycles 262system.l2c.ReadReq_mshr_miss_latency::cpu1.data 63194498 # number of ReadReq MSHR miss cycles 263system.l2c.ReadReq_mshr_miss_latency::total 11616439498 # number of ReadReq MSHR miss cycles 264system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 110819971 # number of UpgradeReq MSHR miss cycles 265system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 56511497 # number of UpgradeReq MSHR miss cycles 266system.l2c.UpgradeReq_mshr_miss_latency::total 167331468 # number of UpgradeReq MSHR miss cycles 267system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 24296484 # number of SCUpgradeReq MSHR miss cycles 268system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 25202500 # number of SCUpgradeReq MSHR miss cycles 269system.l2c.SCUpgradeReq_mshr_miss_latency::total 49498984 # number of SCUpgradeReq MSHR miss cycles 270system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4677812000 # number of ReadExReq MSHR miss cycles 271system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 476518500 # number of ReadExReq MSHR miss cycles 272system.l2c.ReadExReq_mshr_miss_latency::total 5154330500 # number of ReadExReq MSHR miss cycles 273system.l2c.demand_mshr_miss_latency::cpu0.inst 582633500 # number of demand (read+write) MSHR miss cycles 274system.l2c.demand_mshr_miss_latency::cpu0.data 15601087000 # number of demand (read+write) MSHR miss cycles 275system.l2c.demand_mshr_miss_latency::cpu1.inst 47336500 # number of demand (read+write) MSHR miss cycles 276system.l2c.demand_mshr_miss_latency::cpu1.data 539712998 # number of demand (read+write) MSHR miss cycles 277system.l2c.demand_mshr_miss_latency::total 16770769998 # number of demand (read+write) MSHR miss cycles 278system.l2c.overall_mshr_miss_latency::cpu0.inst 582633500 # number of overall MSHR miss cycles 279system.l2c.overall_mshr_miss_latency::cpu0.data 15601087000 # number of overall MSHR miss cycles 280system.l2c.overall_mshr_miss_latency::cpu1.inst 47336500 # number of overall MSHR miss cycles 281system.l2c.overall_mshr_miss_latency::cpu1.data 539712998 # number of overall MSHR miss cycles 282system.l2c.overall_mshr_miss_latency::total 16770769998 # number of overall MSHR miss cycles 283system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1358127000 # number of ReadReq MSHR uncacheable cycles 284system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28700000 # number of ReadReq MSHR uncacheable cycles 285system.l2c.ReadReq_mshr_uncacheable_latency::total 1386827000 # number of ReadReq MSHR uncacheable cycles 286system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2042144000 # number of WriteReq MSHR uncacheable cycles 287system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 647379000 # number of WriteReq MSHR uncacheable cycles 288system.l2c.WriteReq_mshr_uncacheable_latency::total 2689523000 # number of WriteReq MSHR uncacheable cycles 289system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3400271000 # number of overall MSHR uncacheable cycles 290system.l2c.overall_mshr_uncacheable_latency::cpu1.data 676079000 # number of overall MSHR uncacheable cycles 291system.l2c.overall_mshr_uncacheable_latency::total 4076350000 # number of overall MSHR uncacheable cycles 292system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.017438 # mshr miss rate for ReadReq accesses 293system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.280963 # mshr miss rate for ReadReq accesses 294system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.003942 # mshr miss rate for ReadReq accesses 295system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.014857 # mshr miss rate for ReadReq accesses 296system.l2c.ReadReq_mshr_miss_rate::total 0.132869 # mshr miss rate for ReadReq accesses 297system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.942439 # mshr miss rate for UpgradeReq accesses 298system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.780420 # mshr miss rate for UpgradeReq accesses 299system.l2c.UpgradeReq_mshr_miss_rate::total 0.880691 # mshr miss rate for UpgradeReq accesses 300system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.929448 # mshr miss rate for SCUpgradeReq accesses 301system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.955994 # mshr miss rate for SCUpgradeReq accesses 302system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.942792 # mshr miss rate for SCUpgradeReq accesses 303system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.451119 # mshr miss rate for ReadExReq accesses 304system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.216559 # mshr miss rate for ReadExReq accesses 305system.l2c.ReadExReq_mshr_miss_rate::total 0.411178 # mshr miss rate for ReadExReq accesses 306system.l2c.demand_mshr_miss_rate::cpu0.inst 0.017438 # mshr miss rate for demand accesses 307system.l2c.demand_mshr_miss_rate::cpu0.data 0.315512 # mshr miss rate for demand accesses 308system.l2c.demand_mshr_miss_rate::cpu1.inst 0.003942 # mshr miss rate for demand accesses 309system.l2c.demand_mshr_miss_rate::cpu1.data 0.082207 # mshr miss rate for demand accesses 310system.l2c.demand_mshr_miss_rate::total 0.166352 # mshr miss rate for demand accesses 311system.l2c.overall_mshr_miss_rate::cpu0.inst 0.017438 # mshr miss rate for overall accesses 312system.l2c.overall_mshr_miss_rate::cpu0.data 0.315512 # mshr miss rate for overall accesses 313system.l2c.overall_mshr_miss_rate::cpu1.inst 0.003942 # mshr miss rate for overall accesses 314system.l2c.overall_mshr_miss_rate::cpu1.data 0.082207 # mshr miss rate for overall accesses 315system.l2c.overall_mshr_miss_rate::total 0.166352 # mshr miss rate for overall accesses 316system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 41117.395907 # average ReadReq mshr miss latency 317system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40111.025021 # average ReadReq mshr miss latency 318system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40948.529412 # average ReadReq mshr miss latency 319system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 42073.567244 # average ReadReq mshr miss latency 320system.l2c.ReadReq_avg_mshr_miss_latency::total 40173.884843 # average ReadReq mshr miss latency 321system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40050.585833 # average UpgradeReq mshr miss latency 322system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40050.671155 # average UpgradeReq mshr miss latency 323system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40050.614648 # average UpgradeReq mshr miss latency 324system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40093.207921 # average SCUpgradeReq mshr miss latency 325system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40003.968254 # average SCUpgradeReq mshr miss latency 326system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40047.721683 # average SCUpgradeReq mshr miss latency 327system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 41990.377193 # average ReadExReq mshr miss latency 328system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 43418.542141 # average ReadExReq mshr miss latency 329system.l2c.ReadExReq_avg_mshr_miss_latency::total 42118.457717 # average ReadExReq mshr miss latency 330system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 41117.395907 # average overall mshr miss latency 331system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40656.629175 # average overall mshr miss latency 332system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40948.529412 # average overall mshr miss latency 333system.l2c.demand_avg_mshr_miss_latency::cpu1.data 43256.632043 # average overall mshr miss latency 334system.l2c.demand_avg_mshr_miss_latency::total 40752.142604 # average overall mshr miss latency 335system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 41117.395907 # average overall mshr miss latency 336system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40656.629175 # average overall mshr miss latency 337system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40948.529412 # average overall mshr miss latency 338system.l2c.overall_avg_mshr_miss_latency::cpu1.data 43256.632043 # average overall mshr miss latency 339system.l2c.overall_avg_mshr_miss_latency::total 40752.142604 # average overall mshr miss latency 340system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 341system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 342system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 343system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 344system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 345system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 346system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 347system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 348system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 349system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 350system.iocache.replacements 41697 # number of replacements 351system.iocache.tagsinuse 0.492574 # Cycle average of tags in use 352system.iocache.total_refs 0 # Total number of references to valid blocks. 353system.iocache.sampled_refs 41713 # Sample count of references to valid blocks. 354system.iocache.avg_refs 0 # Average number of references to valid blocks. 355system.iocache.warmup_cycle 1709348959000 # Cycle when the warmup percentage was hit. 356system.iocache.occ_blocks::tsunami.ide 0.492574 # Average occupied blocks per requestor 357system.iocache.occ_percent::tsunami.ide 0.030786 # Average percentage of cache occupancy 358system.iocache.occ_percent::total 0.030786 # Average percentage of cache occupancy 359system.iocache.ReadReq_misses::tsunami.ide 177 # number of ReadReq misses 360system.iocache.ReadReq_misses::total 177 # number of ReadReq misses 361system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses 362system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses 363system.iocache.demand_misses::tsunami.ide 41729 # number of demand (read+write) misses 364system.iocache.demand_misses::total 41729 # number of demand (read+write) misses 365system.iocache.overall_misses::tsunami.ide 41729 # number of overall misses 366system.iocache.overall_misses::total 41729 # number of overall misses 367system.iocache.ReadReq_miss_latency::tsunami.ide 21127998 # number of ReadReq miss cycles 368system.iocache.ReadReq_miss_latency::total 21127998 # number of ReadReq miss cycles 369system.iocache.WriteReq_miss_latency::tsunami.ide 11486516806 # number of WriteReq miss cycles 370system.iocache.WriteReq_miss_latency::total 11486516806 # number of WriteReq miss cycles 371system.iocache.demand_miss_latency::tsunami.ide 11507644804 # number of demand (read+write) miss cycles 372system.iocache.demand_miss_latency::total 11507644804 # number of demand (read+write) miss cycles 373system.iocache.overall_miss_latency::tsunami.ide 11507644804 # number of overall miss cycles 374system.iocache.overall_miss_latency::total 11507644804 # number of overall miss cycles 375system.iocache.ReadReq_accesses::tsunami.ide 177 # number of ReadReq accesses(hits+misses) 376system.iocache.ReadReq_accesses::total 177 # number of ReadReq accesses(hits+misses) 377system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) 378system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) 379system.iocache.demand_accesses::tsunami.ide 41729 # number of demand (read+write) accesses 380system.iocache.demand_accesses::total 41729 # number of demand (read+write) accesses 381system.iocache.overall_accesses::tsunami.ide 41729 # number of overall (read+write) accesses 382system.iocache.overall_accesses::total 41729 # number of overall (read+write) accesses 383system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 384system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 385system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses 386system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 387system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 388system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 389system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 390system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 391system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119367.220339 # average ReadReq miss latency 392system.iocache.ReadReq_avg_miss_latency::total 119367.220339 # average ReadReq miss latency 393system.iocache.WriteReq_avg_miss_latency::tsunami.ide 276437.158404 # average WriteReq miss latency 394system.iocache.WriteReq_avg_miss_latency::total 276437.158404 # average WriteReq miss latency 395system.iocache.demand_avg_miss_latency::tsunami.ide 275770.921997 # average overall miss latency 396system.iocache.demand_avg_miss_latency::total 275770.921997 # average overall miss latency 397system.iocache.overall_avg_miss_latency::tsunami.ide 275770.921997 # average overall miss latency 398system.iocache.overall_avg_miss_latency::total 275770.921997 # average overall miss latency 399system.iocache.blocked_cycles::no_mshrs 200533 # number of cycles access was blocked 400system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 401system.iocache.blocked::no_mshrs 24673 # number of cycles access was blocked 402system.iocache.blocked::no_targets 0 # number of cycles access was blocked 403system.iocache.avg_blocked_cycles::no_mshrs 8.127629 # average number of cycles each access was blocked 404system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 405system.iocache.fast_writes 0 # number of fast writes performed 406system.iocache.cache_copies 0 # number of cache copies performed 407system.iocache.writebacks::writebacks 41520 # number of writebacks 408system.iocache.writebacks::total 41520 # number of writebacks 409system.iocache.ReadReq_mshr_misses::tsunami.ide 177 # number of ReadReq MSHR misses 410system.iocache.ReadReq_mshr_misses::total 177 # number of ReadReq MSHR misses 411system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses 412system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses 413system.iocache.demand_mshr_misses::tsunami.ide 41729 # number of demand (read+write) MSHR misses 414system.iocache.demand_mshr_misses::total 41729 # number of demand (read+write) MSHR misses 415system.iocache.overall_mshr_misses::tsunami.ide 41729 # number of overall MSHR misses 416system.iocache.overall_mshr_misses::total 41729 # number of overall MSHR misses 417system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11923998 # number of ReadReq MSHR miss cycles 418system.iocache.ReadReq_mshr_miss_latency::total 11923998 # number of ReadReq MSHR miss cycles 419system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 9325812806 # number of WriteReq MSHR miss cycles 420system.iocache.WriteReq_mshr_miss_latency::total 9325812806 # number of WriteReq MSHR miss cycles 421system.iocache.demand_mshr_miss_latency::tsunami.ide 9337736804 # number of demand (read+write) MSHR miss cycles 422system.iocache.demand_mshr_miss_latency::total 9337736804 # number of demand (read+write) MSHR miss cycles 423system.iocache.overall_mshr_miss_latency::tsunami.ide 9337736804 # number of overall MSHR miss cycles 424system.iocache.overall_mshr_miss_latency::total 9337736804 # number of overall MSHR miss cycles 425system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 426system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 427system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses 428system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 429system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 430system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 431system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 432system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 433system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67367.220339 # average ReadReq mshr miss latency 434system.iocache.ReadReq_avg_mshr_miss_latency::total 67367.220339 # average ReadReq mshr miss latency 435system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 224437.158404 # average WriteReq mshr miss latency 436system.iocache.WriteReq_avg_mshr_miss_latency::total 224437.158404 # average WriteReq mshr miss latency 437system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 223770.921997 # average overall mshr miss latency 438system.iocache.demand_avg_mshr_miss_latency::total 223770.921997 # average overall mshr miss latency 439system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 223770.921997 # average overall mshr miss latency 440system.iocache.overall_avg_mshr_miss_latency::total 223770.921997 # average overall mshr miss latency 441system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 442system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 443system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 444system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 445system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 446system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 447system.disk0.dma_write_txs 395 # Number of DMA write transactions. 448system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 449system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 450system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 451system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 452system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 453system.disk2.dma_write_txs 1 # Number of DMA write transactions. 454system.cpu0.dtb.fetch_hits 0 # ITB hits 455system.cpu0.dtb.fetch_misses 0 # ITB misses 456system.cpu0.dtb.fetch_acv 0 # ITB acv 457system.cpu0.dtb.fetch_accesses 0 # ITB accesses 458system.cpu0.dtb.read_hits 8304100 # DTB read hits 459system.cpu0.dtb.read_misses 28307 # DTB read misses 460system.cpu0.dtb.read_acv 549 # DTB read access violations 461system.cpu0.dtb.read_accesses 542239 # DTB read accesses 462system.cpu0.dtb.write_hits 5411904 # DTB write hits 463system.cpu0.dtb.write_misses 5987 # DTB write misses 464system.cpu0.dtb.write_acv 347 # DTB write access violations 465system.cpu0.dtb.write_accesses 182798 # DTB write accesses 466system.cpu0.dtb.data_hits 13716004 # DTB hits 467system.cpu0.dtb.data_misses 34294 # DTB misses 468system.cpu0.dtb.data_acv 896 # DTB access violations 469system.cpu0.dtb.data_accesses 725037 # DTB accesses 470system.cpu0.itb.fetch_hits 908718 # ITB hits 471system.cpu0.itb.fetch_misses 19910 # ITB misses 472system.cpu0.itb.fetch_acv 927 # ITB acv 473system.cpu0.itb.fetch_accesses 928628 # ITB accesses 474system.cpu0.itb.read_hits 0 # DTB read hits 475system.cpu0.itb.read_misses 0 # DTB read misses 476system.cpu0.itb.read_acv 0 # DTB read access violations 477system.cpu0.itb.read_accesses 0 # DTB read accesses 478system.cpu0.itb.write_hits 0 # DTB write hits 479system.cpu0.itb.write_misses 0 # DTB write misses 480system.cpu0.itb.write_acv 0 # DTB write access violations 481system.cpu0.itb.write_accesses 0 # DTB write accesses 482system.cpu0.itb.data_hits 0 # DTB hits 483system.cpu0.itb.data_misses 0 # DTB misses 484system.cpu0.itb.data_acv 0 # DTB access violations 485system.cpu0.itb.data_accesses 0 # DTB accesses 486system.cpu0.numCycles 102599658 # number of cpu cycles simulated 487system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 488system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 489system.cpu0.BPredUnit.lookups 11825647 # Number of BP lookups 490system.cpu0.BPredUnit.condPredicted 9917652 # Number of conditional branches predicted 491system.cpu0.BPredUnit.condIncorrect 342692 # Number of conditional branches incorrect 492system.cpu0.BPredUnit.BTBLookups 8240217 # Number of BTB lookups 493system.cpu0.BPredUnit.BTBHits 5044056 # Number of BTB hits 494system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 495system.cpu0.BPredUnit.usedRAS 768623 # Number of times the RAS was used to get a target. 496system.cpu0.BPredUnit.RASInCorrect 31919 # Number of incorrect RAS predictions. 497system.cpu0.fetch.icacheStallCycles 23566044 # Number of cycles fetch is stalled on an Icache miss 498system.cpu0.fetch.Insts 60418395 # Number of instructions fetch has processed 499system.cpu0.fetch.Branches 11825647 # Number of branches that fetch encountered 500system.cpu0.fetch.predictedBranches 5812679 # Number of branches that fetch has predicted taken 501system.cpu0.fetch.Cycles 11434253 # Number of cycles fetch has run and was not squashing or blocked 502system.cpu0.fetch.SquashCycles 1624928 # Number of cycles fetch has spent squashing 503system.cpu0.fetch.BlockedCycles 35275815 # Number of cycles fetch has spent blocked 504system.cpu0.fetch.MiscStallCycles 31363 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 505system.cpu0.fetch.PendingTrapStallCycles 170412 # Number of stall cycles due to pending traps 506system.cpu0.fetch.PendingQuiesceStallCycles 309547 # Number of stall cycles due to pending quiesce instructions 507system.cpu0.fetch.IcacheWaitRetryStallCycles 160 # Number of stall cycles due to full MSHR 508system.cpu0.fetch.CacheLines 7444211 # Number of cache lines fetched 509system.cpu0.fetch.IcacheSquashes 224420 # Number of outstanding Icache misses that were squashed 510system.cpu0.fetch.rateDist::samples 71849758 # Number of instructions fetched each cycle (Total) 511system.cpu0.fetch.rateDist::mean 0.840899 # Number of instructions fetched each cycle (Total) 512system.cpu0.fetch.rateDist::stdev 2.174060 # Number of instructions fetched each cycle (Total) 513system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 514system.cpu0.fetch.rateDist::0 60415505 84.09% 84.09% # Number of instructions fetched each cycle (Total) 515system.cpu0.fetch.rateDist::1 744936 1.04% 85.12% # Number of instructions fetched each cycle (Total) 516system.cpu0.fetch.rateDist::2 1526054 2.12% 87.25% # Number of instructions fetched each cycle (Total) 517system.cpu0.fetch.rateDist::3 669496 0.93% 88.18% # Number of instructions fetched each cycle (Total) 518system.cpu0.fetch.rateDist::4 2482176 3.45% 91.63% # Number of instructions fetched each cycle (Total) 519system.cpu0.fetch.rateDist::5 513952 0.72% 92.35% # Number of instructions fetched each cycle (Total) 520system.cpu0.fetch.rateDist::6 559997 0.78% 93.13% # Number of instructions fetched each cycle (Total) 521system.cpu0.fetch.rateDist::7 746719 1.04% 94.17% # Number of instructions fetched each cycle (Total) 522system.cpu0.fetch.rateDist::8 4190923 5.83% 100.00% # Number of instructions fetched each cycle (Total) 523system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 524system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 525system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 526system.cpu0.fetch.rateDist::total 71849758 # Number of instructions fetched each cycle (Total) 527system.cpu0.fetch.branchRate 0.115260 # Number of branch fetches per cycle 528system.cpu0.fetch.rate 0.588875 # Number of inst fetches per cycle 529system.cpu0.decode.IdleCycles 24832568 # Number of cycles decode is idle 530system.cpu0.decode.BlockedCycles 34702410 # Number of cycles decode is blocked 531system.cpu0.decode.RunCycles 10423010 # Number of cycles decode is running 532system.cpu0.decode.UnblockCycles 862232 # Number of cycles decode is unblocking 533system.cpu0.decode.SquashCycles 1029537 # Number of cycles decode is squashing 534system.cpu0.decode.BranchResolved 502827 # Number of times decode resolved a branch 535system.cpu0.decode.BranchMispred 32976 # Number of times decode detected a branch misprediction 536system.cpu0.decode.DecodedInsts 59359454 # Number of instructions handled by decode 537system.cpu0.decode.SquashedInsts 95150 # Number of squashed instructions handled by decode 538system.cpu0.rename.SquashCycles 1029537 # Number of cycles rename is squashing 539system.cpu0.rename.IdleCycles 25748676 # Number of cycles rename is idle 540system.cpu0.rename.BlockCycles 14416729 # Number of cycles rename is blocking 541system.cpu0.rename.serializeStallCycles 17004300 # count of cycles rename stalled for serializing inst 542system.cpu0.rename.RunCycles 9792924 # Number of cycles rename is running 543system.cpu0.rename.UnblockCycles 3857590 # Number of cycles rename is unblocking 544system.cpu0.rename.RenamedInsts 56337606 # Number of instructions processed by rename 545system.cpu0.rename.ROBFullEvents 6610 # Number of times rename has blocked due to ROB full 546system.cpu0.rename.IQFullEvents 598180 # Number of times rename has blocked due to IQ full 547system.cpu0.rename.LSQFullEvents 1362975 # Number of times rename has blocked due to LSQ full 548system.cpu0.rename.RenamedOperands 37819724 # Number of destination operands rename has renamed 549system.cpu0.rename.RenameLookups 68629747 # Number of register rename lookups that rename has made 550system.cpu0.rename.int_rename_lookups 68286150 # Number of integer rename lookups 551system.cpu0.rename.fp_rename_lookups 343597 # Number of floating rename lookups 552system.cpu0.rename.CommittedMaps 33121112 # Number of HB maps that are committed 553system.cpu0.rename.UndoneMaps 4698612 # Number of HB maps that are undone due to squashing 554system.cpu0.rename.serializingInsts 1343902 # count of serializing insts renamed 555system.cpu0.rename.tempSerializingInsts 201432 # count of temporary serializing insts renamed 556system.cpu0.rename.skidInsts 10333121 # count of insts added to the skid buffer 557system.cpu0.memDep0.insertedLoads 8734327 # Number of loads inserted to the mem dependence unit. 558system.cpu0.memDep0.insertedStores 5677673 # Number of stores inserted to the mem dependence unit. 559system.cpu0.memDep0.conflictingLoads 1105299 # Number of conflicting loads. 560system.cpu0.memDep0.conflictingStores 704273 # Number of conflicting stores. 561system.cpu0.iq.iqInstsAdded 50005822 # Number of instructions added to the IQ (excludes non-spec) 562system.cpu0.iq.iqNonSpecInstsAdded 1695696 # Number of non-speculative instructions added to the IQ 563system.cpu0.iq.iqInstsIssued 48865145 # Number of instructions issued 564system.cpu0.iq.iqSquashedInstsIssued 103608 # Number of squashed instructions issued 565system.cpu0.iq.iqSquashedInstsExamined 5731519 # Number of squashed instructions iterated over during squash; mainly for profiling 566system.cpu0.iq.iqSquashedOperandsExamined 2860845 # Number of squashed operands that are examined and possibly removed from graph 567system.cpu0.iq.iqSquashedNonSpecRemoved 1151664 # Number of squashed non-spec instructions that were removed 568system.cpu0.iq.issued_per_cycle::samples 71849758 # Number of insts issued each cycle 569system.cpu0.iq.issued_per_cycle::mean 0.680102 # Number of insts issued each cycle 570system.cpu0.iq.issued_per_cycle::stdev 1.326568 # Number of insts issued each cycle 571system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 572system.cpu0.iq.issued_per_cycle::0 50068220 69.68% 69.68% # Number of insts issued each cycle 573system.cpu0.iq.issued_per_cycle::1 9955153 13.86% 83.54% # Number of insts issued each cycle 574system.cpu0.iq.issued_per_cycle::2 4454682 6.20% 89.74% # Number of insts issued each cycle 575system.cpu0.iq.issued_per_cycle::3 2911875 4.05% 93.79% # Number of insts issued each cycle 576system.cpu0.iq.issued_per_cycle::4 2358569 3.28% 97.08% # Number of insts issued each cycle 577system.cpu0.iq.issued_per_cycle::5 1157257 1.61% 98.69% # Number of insts issued each cycle 578system.cpu0.iq.issued_per_cycle::6 610758 0.85% 99.54% # Number of insts issued each cycle 579system.cpu0.iq.issued_per_cycle::7 286058 0.40% 99.93% # Number of insts issued each cycle 580system.cpu0.iq.issued_per_cycle::8 47186 0.07% 100.00% # Number of insts issued each cycle 581system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 582system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 583system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 584system.cpu0.iq.issued_per_cycle::total 71849758 # Number of insts issued each cycle 585system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 586system.cpu0.iq.fu_full::IntAlu 80509 12.84% 12.84% # attempts to use FU when none available 587system.cpu0.iq.fu_full::IntMult 1 0.00% 12.84% # attempts to use FU when none available 588system.cpu0.iq.fu_full::IntDiv 0 0.00% 12.84% # attempts to use FU when none available 589system.cpu0.iq.fu_full::FloatAdd 0 0.00% 12.84% # attempts to use FU when none available 590system.cpu0.iq.fu_full::FloatCmp 0 0.00% 12.84% # attempts to use FU when none available 591system.cpu0.iq.fu_full::FloatCvt 0 0.00% 12.84% # attempts to use FU when none available 592system.cpu0.iq.fu_full::FloatMult 0 0.00% 12.84% # attempts to use FU when none available 593system.cpu0.iq.fu_full::FloatDiv 0 0.00% 12.84% # attempts to use FU when none available 594system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 12.84% # attempts to use FU when none available 595system.cpu0.iq.fu_full::SimdAdd 0 0.00% 12.84% # attempts to use FU when none available 596system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 12.84% # attempts to use FU when none available 597system.cpu0.iq.fu_full::SimdAlu 0 0.00% 12.84% # attempts to use FU when none available 598system.cpu0.iq.fu_full::SimdCmp 0 0.00% 12.84% # attempts to use FU when none available 599system.cpu0.iq.fu_full::SimdCvt 0 0.00% 12.84% # attempts to use FU when none available 600system.cpu0.iq.fu_full::SimdMisc 0 0.00% 12.84% # attempts to use FU when none available 601system.cpu0.iq.fu_full::SimdMult 0 0.00% 12.84% # attempts to use FU when none available 602system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 12.84% # attempts to use FU when none available 603system.cpu0.iq.fu_full::SimdShift 0 0.00% 12.84% # attempts to use FU when none available 604system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 12.84% # attempts to use FU when none available 605system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 12.84% # attempts to use FU when none available 606system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 12.84% # attempts to use FU when none available 607system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 12.84% # attempts to use FU when none available 608system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 12.84% # attempts to use FU when none available 609system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 12.84% # attempts to use FU when none available 610system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 12.84% # attempts to use FU when none available 611system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 12.84% # attempts to use FU when none available 612system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 12.84% # attempts to use FU when none available 613system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.84% # attempts to use FU when none available 614system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 12.84% # attempts to use FU when none available 615system.cpu0.iq.fu_full::MemRead 294043 46.91% 59.75% # attempts to use FU when none available 616system.cpu0.iq.fu_full::MemWrite 252280 40.25% 100.00% # attempts to use FU when none available 617system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 618system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 619system.cpu0.iq.FU_type_0::No_OpClass 2557 0.01% 0.01% # Type of FU issued 620system.cpu0.iq.FU_type_0::IntAlu 33918404 69.41% 69.42% # Type of FU issued 621system.cpu0.iq.FU_type_0::IntMult 54116 0.11% 69.53% # Type of FU issued 622system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 69.53% # Type of FU issued 623system.cpu0.iq.FU_type_0::FloatAdd 12070 0.02% 69.55% # Type of FU issued 624system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 69.55% # Type of FU issued 625system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 69.55% # Type of FU issued 626system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 69.55% # Type of FU issued 627system.cpu0.iq.FU_type_0::FloatDiv 1267 0.00% 69.56% # Type of FU issued 628system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 69.56% # Type of FU issued 629system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 69.56% # Type of FU issued 630system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 69.56% # Type of FU issued 631system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 69.56% # Type of FU issued 632system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 69.56% # Type of FU issued 633system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 69.56% # Type of FU issued 634system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 69.56% # Type of FU issued 635system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 69.56% # Type of FU issued 636system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 69.56% # Type of FU issued 637system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 69.56% # Type of FU issued 638system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.56% # Type of FU issued 639system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 69.56% # Type of FU issued 640system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 69.56% # Type of FU issued 641system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.56% # Type of FU issued 642system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 69.56% # Type of FU issued 643system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 69.56% # Type of FU issued 644system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.56% # Type of FU issued 645system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.56% # Type of FU issued 646system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 69.56% # Type of FU issued 647system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.56% # Type of FU issued 648system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.56% # Type of FU issued 649system.cpu0.iq.FU_type_0::MemRead 8648673 17.70% 87.25% # Type of FU issued 650system.cpu0.iq.FU_type_0::MemWrite 5478002 11.21% 98.47% # Type of FU issued 651system.cpu0.iq.FU_type_0::IprAccess 750056 1.53% 100.00% # Type of FU issued 652system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 653system.cpu0.iq.FU_type_0::total 48865145 # Type of FU issued 654system.cpu0.iq.rate 0.476270 # Inst issue rate 655system.cpu0.iq.fu_busy_cnt 626833 # FU busy when requested 656system.cpu0.iq.fu_busy_rate 0.012828 # FU busy rate (busy events/executed inst) 657system.cpu0.iq.int_inst_queue_reads 169818867 # Number of integer instruction queue reads 658system.cpu0.iq.int_inst_queue_writes 57206555 # Number of integer instruction queue writes 659system.cpu0.iq.int_inst_queue_wakeup_accesses 47890608 # Number of integer instruction queue wakeup accesses 660system.cpu0.iq.fp_inst_queue_reads 491622 # Number of floating instruction queue reads 661system.cpu0.iq.fp_inst_queue_writes 238128 # Number of floating instruction queue writes 662system.cpu0.iq.fp_inst_queue_wakeup_accesses 232129 # Number of floating instruction queue wakeup accesses 663system.cpu0.iq.int_alu_accesses 49232078 # Number of integer alu accesses 664system.cpu0.iq.fp_alu_accesses 257343 # Number of floating point alu accesses 665system.cpu0.iew.lsq.thread0.forwLoads 523556 # Number of loads that had data forwarded from stores 666system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 667system.cpu0.iew.lsq.thread0.squashedLoads 1075506 # Number of loads squashed 668system.cpu0.iew.lsq.thread0.ignoredResponses 2442 # Number of memory responses ignored because the instruction is squashed 669system.cpu0.iew.lsq.thread0.memOrderViolation 11895 # Number of memory ordering violations 670system.cpu0.iew.lsq.thread0.squashedStores 454594 # Number of stores squashed 671system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 672system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 673system.cpu0.iew.lsq.thread0.rescheduledLoads 18421 # Number of loads that were rescheduled 674system.cpu0.iew.lsq.thread0.cacheBlocked 86028 # Number of times an access to memory failed due to the cache being blocked 675system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 676system.cpu0.iew.iewSquashCycles 1029537 # Number of cycles IEW is squashing 677system.cpu0.iew.iewBlockCycles 10326104 # Number of cycles IEW is blocking 678system.cpu0.iew.iewUnblockCycles 769928 # Number of cycles IEW is unblocking 679system.cpu0.iew.iewDispatchedInsts 54791843 # Number of instructions dispatched to IQ 680system.cpu0.iew.iewDispSquashedInsts 549393 # Number of squashed instructions skipped by dispatch 681system.cpu0.iew.iewDispLoadInsts 8734327 # Number of dispatched load instructions 682system.cpu0.iew.iewDispStoreInsts 5677673 # Number of dispatched store instructions 683system.cpu0.iew.iewDispNonSpecInsts 1493453 # Number of dispatched non-speculative instructions 684system.cpu0.iew.iewIQFullEvents 559696 # Number of times the IQ has become full, causing a stall 685system.cpu0.iew.iewLSQFullEvents 5669 # Number of times the LSQ has become full, causing a stall 686system.cpu0.iew.memOrderViolationEvents 11895 # Number of memory order violations 687system.cpu0.iew.predictedTakenIncorrect 183351 # Number of branches that were predicted taken incorrectly 688system.cpu0.iew.predictedNotTakenIncorrect 329192 # Number of branches that were predicted not taken incorrectly 689system.cpu0.iew.branchMispredicts 512543 # Number of branch mispredicts detected at execute 690system.cpu0.iew.iewExecutedInsts 48451300 # Number of executed instructions 691system.cpu0.iew.iewExecLoadInsts 8354077 # Number of load instructions executed 692system.cpu0.iew.iewExecSquashedInsts 413845 # Number of squashed instructions skipped in execute 693system.cpu0.iew.exec_swp 0 # number of swp insts executed 694system.cpu0.iew.exec_nop 3090325 # number of nop insts executed 695system.cpu0.iew.exec_refs 13784796 # number of memory reference insts executed 696system.cpu0.iew.exec_branches 7754310 # Number of branches executed 697system.cpu0.iew.exec_stores 5430719 # Number of stores executed 698system.cpu0.iew.exec_rate 0.472236 # Inst execution rate 699system.cpu0.iew.wb_sent 48208648 # cumulative count of insts sent to commit 700system.cpu0.iew.wb_count 48122737 # cumulative count of insts written-back 701system.cpu0.iew.wb_producers 24107105 # num instructions producing a value 702system.cpu0.iew.wb_consumers 32426814 # num instructions consuming a value 703system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 704system.cpu0.iew.wb_rate 0.469034 # insts written-back per cycle 705system.cpu0.iew.wb_fanout 0.743431 # average fanout of values written-back 706system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 707system.cpu0.commit.commitSquashedInsts 6216029 # The number of squashed insts skipped by commit 708system.cpu0.commit.commitNonSpecStalls 544032 # The number of times commit has been forced to stall to communicate backwards 709system.cpu0.commit.branchMispredicts 479899 # The number of times a branch was mispredicted 710system.cpu0.commit.committed_per_cycle::samples 70820221 # Number of insts commited each cycle 711system.cpu0.commit.committed_per_cycle::mean 0.684637 # Number of insts commited each cycle 712system.cpu0.commit.committed_per_cycle::stdev 1.594318 # Number of insts commited each cycle 713system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 714system.cpu0.commit.committed_per_cycle::0 52470926 74.09% 74.09% # Number of insts commited each cycle 715system.cpu0.commit.committed_per_cycle::1 7676401 10.84% 84.93% # Number of insts commited each cycle 716system.cpu0.commit.committed_per_cycle::2 4235846 5.98% 90.91% # Number of insts commited each cycle 717system.cpu0.commit.committed_per_cycle::3 2227139 3.14% 94.06% # Number of insts commited each cycle 718system.cpu0.commit.committed_per_cycle::4 1283042 1.81% 95.87% # Number of insts commited each cycle 719system.cpu0.commit.committed_per_cycle::5 528527 0.75% 96.61% # Number of insts commited each cycle 720system.cpu0.commit.committed_per_cycle::6 441494 0.62% 97.24% # Number of insts commited each cycle 721system.cpu0.commit.committed_per_cycle::7 421867 0.60% 97.83% # Number of insts commited each cycle 722system.cpu0.commit.committed_per_cycle::8 1534979 2.17% 100.00% # Number of insts commited each cycle 723system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 724system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 725system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 726system.cpu0.commit.committed_per_cycle::total 70820221 # Number of insts commited each cycle 727system.cpu0.commit.committedInsts 48486178 # Number of instructions committed 728system.cpu0.commit.committedOps 48486178 # Number of ops (including micro ops) committed 729system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 730system.cpu0.commit.refs 12881900 # Number of memory references committed 731system.cpu0.commit.loads 7658821 # Number of loads committed 732system.cpu0.commit.membars 183715 # Number of memory barriers committed 733system.cpu0.commit.branches 7346956 # Number of branches committed 734system.cpu0.commit.fp_insts 229898 # Number of committed floating point instructions. 735system.cpu0.commit.int_insts 44900899 # Number of committed integer instructions. 736system.cpu0.commit.function_calls 613493 # Number of function calls committed. 737system.cpu0.commit.bw_lim_events 1534979 # number cycles where commit BW limit reached 738system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits 739system.cpu0.rob.rob_reads 123809295 # The number of ROB reads 740system.cpu0.rob.rob_writes 110434143 # The number of ROB writes 741system.cpu0.timesIdled 1033297 # Number of times that the entire CPU went into an idle state and unscheduled itself 742system.cpu0.idleCycles 30749900 # Total number of cycles that the CPU has spent unscheduled due to idling 743system.cpu0.quiesceCycles 3702120338 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 744system.cpu0.committedInsts 45684021 # Number of Instructions Simulated 745system.cpu0.committedOps 45684021 # Number of Ops (including micro ops) Simulated 746system.cpu0.committedInsts_total 45684021 # Number of Instructions Simulated 747system.cpu0.cpi 2.245854 # CPI: Cycles Per Instruction 748system.cpu0.cpi_total 2.245854 # CPI: Total CPI of All Threads 749system.cpu0.ipc 0.445265 # IPC: Instructions Per Cycle 750system.cpu0.ipc_total 0.445265 # IPC: Total IPC of All Threads 751system.cpu0.int_regfile_reads 63838240 # number of integer regfile reads 752system.cpu0.int_regfile_writes 34928793 # number of integer regfile writes 753system.cpu0.fp_regfile_reads 112215 # number of floating regfile reads 754system.cpu0.fp_regfile_writes 113746 # number of floating regfile writes 755system.cpu0.misc_regfile_reads 1561574 # number of misc regfile reads 756system.cpu0.misc_regfile_writes 757779 # number of misc regfile writes 757system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 758system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 759system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 760system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 761system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 762system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 763system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 764system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 765system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 766system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 767system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 768system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 769system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR 770system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 771system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 772system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 773system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 774system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 775system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR 776system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 777system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 778system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 779system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 780system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 781system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 782system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 783system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 784system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 785system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 786system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 787system.tsunami.ethernet.droppedPackets 0 # number of packets dropped 788system.cpu0.icache.replacements 812060 # number of replacements 789system.cpu0.icache.tagsinuse 510.054551 # Cycle average of tags in use 790system.cpu0.icache.total_refs 6590229 # Total number of references to valid blocks. 791system.cpu0.icache.sampled_refs 812572 # Sample count of references to valid blocks. 792system.cpu0.icache.avg_refs 8.110332 # Average number of references to valid blocks. 793system.cpu0.icache.warmup_cycle 23200943000 # Cycle when the warmup percentage was hit. 794system.cpu0.icache.occ_blocks::cpu0.inst 510.054551 # Average occupied blocks per requestor 795system.cpu0.icache.occ_percent::cpu0.inst 0.996200 # Average percentage of cache occupancy 796system.cpu0.icache.occ_percent::total 0.996200 # Average percentage of cache occupancy 797system.cpu0.icache.ReadReq_hits::cpu0.inst 6590229 # number of ReadReq hits 798system.cpu0.icache.ReadReq_hits::total 6590229 # number of ReadReq hits 799system.cpu0.icache.demand_hits::cpu0.inst 6590229 # number of demand (read+write) hits 800system.cpu0.icache.demand_hits::total 6590229 # number of demand (read+write) hits 801system.cpu0.icache.overall_hits::cpu0.inst 6590229 # number of overall hits 802system.cpu0.icache.overall_hits::total 6590229 # number of overall hits 803system.cpu0.icache.ReadReq_misses::cpu0.inst 853981 # number of ReadReq misses 804system.cpu0.icache.ReadReq_misses::total 853981 # number of ReadReq misses 805system.cpu0.icache.demand_misses::cpu0.inst 853981 # number of demand (read+write) misses 806system.cpu0.icache.demand_misses::total 853981 # number of demand (read+write) misses 807system.cpu0.icache.overall_misses::cpu0.inst 853981 # number of overall misses 808system.cpu0.icache.overall_misses::total 853981 # number of overall misses 809system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 11857055495 # number of ReadReq miss cycles 810system.cpu0.icache.ReadReq_miss_latency::total 11857055495 # number of ReadReq miss cycles 811system.cpu0.icache.demand_miss_latency::cpu0.inst 11857055495 # number of demand (read+write) miss cycles 812system.cpu0.icache.demand_miss_latency::total 11857055495 # number of demand (read+write) miss cycles 813system.cpu0.icache.overall_miss_latency::cpu0.inst 11857055495 # number of overall miss cycles 814system.cpu0.icache.overall_miss_latency::total 11857055495 # number of overall miss cycles 815system.cpu0.icache.ReadReq_accesses::cpu0.inst 7444210 # number of ReadReq accesses(hits+misses) 816system.cpu0.icache.ReadReq_accesses::total 7444210 # number of ReadReq accesses(hits+misses) 817system.cpu0.icache.demand_accesses::cpu0.inst 7444210 # number of demand (read+write) accesses 818system.cpu0.icache.demand_accesses::total 7444210 # number of demand (read+write) accesses 819system.cpu0.icache.overall_accesses::cpu0.inst 7444210 # number of overall (read+write) accesses 820system.cpu0.icache.overall_accesses::total 7444210 # number of overall (read+write) accesses 821system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.114717 # miss rate for ReadReq accesses 822system.cpu0.icache.ReadReq_miss_rate::total 0.114717 # miss rate for ReadReq accesses 823system.cpu0.icache.demand_miss_rate::cpu0.inst 0.114717 # miss rate for demand accesses 824system.cpu0.icache.demand_miss_rate::total 0.114717 # miss rate for demand accesses 825system.cpu0.icache.overall_miss_rate::cpu0.inst 0.114717 # miss rate for overall accesses 826system.cpu0.icache.overall_miss_rate::total 0.114717 # miss rate for overall accesses 827system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13884.448828 # average ReadReq miss latency 828system.cpu0.icache.ReadReq_avg_miss_latency::total 13884.448828 # average ReadReq miss latency 829system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13884.448828 # average overall miss latency 830system.cpu0.icache.demand_avg_miss_latency::total 13884.448828 # average overall miss latency 831system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13884.448828 # average overall miss latency 832system.cpu0.icache.overall_avg_miss_latency::total 13884.448828 # average overall miss latency 833system.cpu0.icache.blocked_cycles::no_mshrs 2511 # number of cycles access was blocked 834system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 835system.cpu0.icache.blocked::no_mshrs 127 # number of cycles access was blocked 836system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 837system.cpu0.icache.avg_blocked_cycles::no_mshrs 19.771654 # average number of cycles each access was blocked 838system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 839system.cpu0.icache.fast_writes 0 # number of fast writes performed 840system.cpu0.icache.cache_copies 0 # number of cache copies performed 841system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 41272 # number of ReadReq MSHR hits 842system.cpu0.icache.ReadReq_mshr_hits::total 41272 # number of ReadReq MSHR hits 843system.cpu0.icache.demand_mshr_hits::cpu0.inst 41272 # number of demand (read+write) MSHR hits 844system.cpu0.icache.demand_mshr_hits::total 41272 # number of demand (read+write) MSHR hits 845system.cpu0.icache.overall_mshr_hits::cpu0.inst 41272 # number of overall MSHR hits 846system.cpu0.icache.overall_mshr_hits::total 41272 # number of overall MSHR hits 847system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 812709 # number of ReadReq MSHR misses 848system.cpu0.icache.ReadReq_mshr_misses::total 812709 # number of ReadReq MSHR misses 849system.cpu0.icache.demand_mshr_misses::cpu0.inst 812709 # number of demand (read+write) MSHR misses 850system.cpu0.icache.demand_mshr_misses::total 812709 # number of demand (read+write) MSHR misses 851system.cpu0.icache.overall_mshr_misses::cpu0.inst 812709 # number of overall MSHR misses 852system.cpu0.icache.overall_mshr_misses::total 812709 # number of overall MSHR misses 853system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9799988995 # number of ReadReq MSHR miss cycles 854system.cpu0.icache.ReadReq_mshr_miss_latency::total 9799988995 # number of ReadReq MSHR miss cycles 855system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9799988995 # number of demand (read+write) MSHR miss cycles 856system.cpu0.icache.demand_mshr_miss_latency::total 9799988995 # number of demand (read+write) MSHR miss cycles 857system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9799988995 # number of overall MSHR miss cycles 858system.cpu0.icache.overall_mshr_miss_latency::total 9799988995 # number of overall MSHR miss cycles 859system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.109173 # mshr miss rate for ReadReq accesses 860system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.109173 # mshr miss rate for ReadReq accesses 861system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.109173 # mshr miss rate for demand accesses 862system.cpu0.icache.demand_mshr_miss_rate::total 0.109173 # mshr miss rate for demand accesses 863system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.109173 # mshr miss rate for overall accesses 864system.cpu0.icache.overall_mshr_miss_rate::total 0.109173 # mshr miss rate for overall accesses 865system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12058.423119 # average ReadReq mshr miss latency 866system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12058.423119 # average ReadReq mshr miss latency 867system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12058.423119 # average overall mshr miss latency 868system.cpu0.icache.demand_avg_mshr_miss_latency::total 12058.423119 # average overall mshr miss latency 869system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12058.423119 # average overall mshr miss latency 870system.cpu0.icache.overall_avg_mshr_miss_latency::total 12058.423119 # average overall mshr miss latency 871system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 872system.cpu0.dcache.replacements 1218511 # number of replacements 873system.cpu0.dcache.tagsinuse 505.616339 # Cycle average of tags in use 874system.cpu0.dcache.total_refs 9815926 # Total number of references to valid blocks. 875system.cpu0.dcache.sampled_refs 1218945 # Sample count of references to valid blocks. 876system.cpu0.dcache.avg_refs 8.052805 # Average number of references to valid blocks. 877system.cpu0.dcache.warmup_cycle 23286000 # Cycle when the warmup percentage was hit. 878system.cpu0.dcache.occ_blocks::cpu0.data 505.616339 # Average occupied blocks per requestor 879system.cpu0.dcache.occ_percent::cpu0.data 0.987532 # Average percentage of cache occupancy 880system.cpu0.dcache.occ_percent::total 0.987532 # Average percentage of cache occupancy 881system.cpu0.dcache.ReadReq_hits::cpu0.data 6063177 # number of ReadReq hits 882system.cpu0.dcache.ReadReq_hits::total 6063177 # number of ReadReq hits 883system.cpu0.dcache.WriteReq_hits::cpu0.data 3417347 # number of WriteReq hits 884system.cpu0.dcache.WriteReq_hits::total 3417347 # number of WriteReq hits 885system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 151987 # number of LoadLockedReq hits 886system.cpu0.dcache.LoadLockedReq_hits::total 151987 # number of LoadLockedReq hits 887system.cpu0.dcache.StoreCondReq_hits::cpu0.data 174443 # number of StoreCondReq hits 888system.cpu0.dcache.StoreCondReq_hits::total 174443 # number of StoreCondReq hits 889system.cpu0.dcache.demand_hits::cpu0.data 9480524 # number of demand (read+write) hits 890system.cpu0.dcache.demand_hits::total 9480524 # number of demand (read+write) hits 891system.cpu0.dcache.overall_hits::cpu0.data 9480524 # number of overall hits 892system.cpu0.dcache.overall_hits::total 9480524 # number of overall hits 893system.cpu0.dcache.ReadReq_misses::cpu0.data 1492446 # number of ReadReq misses 894system.cpu0.dcache.ReadReq_misses::total 1492446 # number of ReadReq misses 895system.cpu0.dcache.WriteReq_misses::cpu0.data 1612731 # number of WriteReq misses 896system.cpu0.dcache.WriteReq_misses::total 1612731 # number of WriteReq misses 897system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 19429 # number of LoadLockedReq misses 898system.cpu0.dcache.LoadLockedReq_misses::total 19429 # number of LoadLockedReq misses 899system.cpu0.dcache.StoreCondReq_misses::cpu0.data 4062 # number of StoreCondReq misses 900system.cpu0.dcache.StoreCondReq_misses::total 4062 # number of StoreCondReq misses 901system.cpu0.dcache.demand_misses::cpu0.data 3105177 # number of demand (read+write) misses 902system.cpu0.dcache.demand_misses::total 3105177 # number of demand (read+write) misses 903system.cpu0.dcache.overall_misses::cpu0.data 3105177 # number of overall misses 904system.cpu0.dcache.overall_misses::total 3105177 # number of overall misses 905system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 34499425000 # number of ReadReq miss cycles 906system.cpu0.dcache.ReadReq_miss_latency::total 34499425000 # number of ReadReq miss cycles 907system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 55944257946 # number of WriteReq miss cycles 908system.cpu0.dcache.WriteReq_miss_latency::total 55944257946 # number of WriteReq miss cycles 909system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 264930500 # number of LoadLockedReq miss cycles 910system.cpu0.dcache.LoadLockedReq_miss_latency::total 264930500 # number of LoadLockedReq miss cycles 911system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 47614500 # number of StoreCondReq miss cycles 912system.cpu0.dcache.StoreCondReq_miss_latency::total 47614500 # number of StoreCondReq miss cycles 913system.cpu0.dcache.demand_miss_latency::cpu0.data 90443682946 # number of demand (read+write) miss cycles 914system.cpu0.dcache.demand_miss_latency::total 90443682946 # number of demand (read+write) miss cycles 915system.cpu0.dcache.overall_miss_latency::cpu0.data 90443682946 # number of overall miss cycles 916system.cpu0.dcache.overall_miss_latency::total 90443682946 # number of overall miss cycles 917system.cpu0.dcache.ReadReq_accesses::cpu0.data 7555623 # number of ReadReq accesses(hits+misses) 918system.cpu0.dcache.ReadReq_accesses::total 7555623 # number of ReadReq accesses(hits+misses) 919system.cpu0.dcache.WriteReq_accesses::cpu0.data 5030078 # number of WriteReq accesses(hits+misses) 920system.cpu0.dcache.WriteReq_accesses::total 5030078 # number of WriteReq accesses(hits+misses) 921system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 171416 # number of LoadLockedReq accesses(hits+misses) 922system.cpu0.dcache.LoadLockedReq_accesses::total 171416 # number of LoadLockedReq accesses(hits+misses) 923system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 178505 # number of StoreCondReq accesses(hits+misses) 924system.cpu0.dcache.StoreCondReq_accesses::total 178505 # number of StoreCondReq accesses(hits+misses) 925system.cpu0.dcache.demand_accesses::cpu0.data 12585701 # number of demand (read+write) accesses 926system.cpu0.dcache.demand_accesses::total 12585701 # number of demand (read+write) accesses 927system.cpu0.dcache.overall_accesses::cpu0.data 12585701 # number of overall (read+write) accesses 928system.cpu0.dcache.overall_accesses::total 12585701 # number of overall (read+write) accesses 929system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.197528 # miss rate for ReadReq accesses 930system.cpu0.dcache.ReadReq_miss_rate::total 0.197528 # miss rate for ReadReq accesses 931system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.320617 # miss rate for WriteReq accesses 932system.cpu0.dcache.WriteReq_miss_rate::total 0.320617 # miss rate for WriteReq accesses 933system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.113344 # miss rate for LoadLockedReq accesses 934system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.113344 # miss rate for LoadLockedReq accesses 935system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.022756 # miss rate for StoreCondReq accesses 936system.cpu0.dcache.StoreCondReq_miss_rate::total 0.022756 # miss rate for StoreCondReq accesses 937system.cpu0.dcache.demand_miss_rate::cpu0.data 0.246723 # miss rate for demand accesses 938system.cpu0.dcache.demand_miss_rate::total 0.246723 # miss rate for demand accesses 939system.cpu0.dcache.overall_miss_rate::cpu0.data 0.246723 # miss rate for overall accesses 940system.cpu0.dcache.overall_miss_rate::total 0.246723 # miss rate for overall accesses 941system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23116.028989 # average ReadReq miss latency 942system.cpu0.dcache.ReadReq_avg_miss_latency::total 23116.028989 # average ReadReq miss latency 943system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 34689.144033 # average WriteReq miss latency 944system.cpu0.dcache.WriteReq_avg_miss_latency::total 34689.144033 # average WriteReq miss latency 945system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13635.827886 # average LoadLockedReq miss latency 946system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13635.827886 # average LoadLockedReq miss latency 947system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 11721.935007 # average StoreCondReq miss latency 948system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11721.935007 # average StoreCondReq miss latency 949system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 29126.739940 # average overall miss latency 950system.cpu0.dcache.demand_avg_miss_latency::total 29126.739940 # average overall miss latency 951system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 29126.739940 # average overall miss latency 952system.cpu0.dcache.overall_avg_miss_latency::total 29126.739940 # average overall miss latency 953system.cpu0.dcache.blocked_cycles::no_mshrs 1403245 # number of cycles access was blocked 954system.cpu0.dcache.blocked_cycles::no_targets 435 # number of cycles access was blocked 955system.cpu0.dcache.blocked::no_mshrs 52795 # number of cycles access was blocked 956system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked 957system.cpu0.dcache.avg_blocked_cycles::no_mshrs 26.579127 # average number of cycles each access was blocked 958system.cpu0.dcache.avg_blocked_cycles::no_targets 62.142857 # average number of cycles each access was blocked 959system.cpu0.dcache.fast_writes 0 # number of fast writes performed 960system.cpu0.dcache.cache_copies 0 # number of cache copies performed 961system.cpu0.dcache.writebacks::writebacks 710192 # number of writebacks 962system.cpu0.dcache.writebacks::total 710192 # number of writebacks 963system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 524907 # number of ReadReq MSHR hits 964system.cpu0.dcache.ReadReq_mshr_hits::total 524907 # number of ReadReq MSHR hits 965system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1358576 # number of WriteReq MSHR hits 966system.cpu0.dcache.WriteReq_mshr_hits::total 1358576 # number of WriteReq MSHR hits 967system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4179 # number of LoadLockedReq MSHR hits 968system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4179 # number of LoadLockedReq MSHR hits 969system.cpu0.dcache.demand_mshr_hits::cpu0.data 1883483 # number of demand (read+write) MSHR hits 970system.cpu0.dcache.demand_mshr_hits::total 1883483 # number of demand (read+write) MSHR hits 971system.cpu0.dcache.overall_mshr_hits::cpu0.data 1883483 # number of overall MSHR hits 972system.cpu0.dcache.overall_mshr_hits::total 1883483 # number of overall MSHR hits 973system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 967539 # number of ReadReq MSHR misses 974system.cpu0.dcache.ReadReq_mshr_misses::total 967539 # number of ReadReq MSHR misses 975system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 254155 # number of WriteReq MSHR misses 976system.cpu0.dcache.WriteReq_mshr_misses::total 254155 # number of WriteReq MSHR misses 977system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 15250 # number of LoadLockedReq MSHR misses 978system.cpu0.dcache.LoadLockedReq_mshr_misses::total 15250 # number of LoadLockedReq MSHR misses 979system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 4062 # number of StoreCondReq MSHR misses 980system.cpu0.dcache.StoreCondReq_mshr_misses::total 4062 # number of StoreCondReq MSHR misses 981system.cpu0.dcache.demand_mshr_misses::cpu0.data 1221694 # number of demand (read+write) MSHR misses 982system.cpu0.dcache.demand_mshr_misses::total 1221694 # number of demand (read+write) MSHR misses 983system.cpu0.dcache.overall_mshr_misses::cpu0.data 1221694 # number of overall MSHR misses 984system.cpu0.dcache.overall_mshr_misses::total 1221694 # number of overall MSHR misses 985system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 23357450000 # number of ReadReq MSHR miss cycles 986system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23357450000 # number of ReadReq MSHR miss cycles 987system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8081474275 # number of WriteReq MSHR miss cycles 988system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8081474275 # number of WriteReq MSHR miss cycles 989system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 163906000 # number of LoadLockedReq MSHR miss cycles 990system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 163906000 # number of LoadLockedReq MSHR miss cycles 991system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 39490500 # number of StoreCondReq MSHR miss cycles 992system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 39490500 # number of StoreCondReq MSHR miss cycles 993system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 31438924275 # number of demand (read+write) MSHR miss cycles 994system.cpu0.dcache.demand_mshr_miss_latency::total 31438924275 # number of demand (read+write) MSHR miss cycles 995system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 31438924275 # number of overall MSHR miss cycles 996system.cpu0.dcache.overall_mshr_miss_latency::total 31438924275 # number of overall MSHR miss cycles 997system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1451861000 # number of ReadReq MSHR uncacheable cycles 998system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1451861000 # number of ReadReq MSHR uncacheable cycles 999system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2167064498 # number of WriteReq MSHR uncacheable cycles 1000system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2167064498 # number of WriteReq MSHR uncacheable cycles 1001system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3618925498 # number of overall MSHR uncacheable cycles 1002system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3618925498 # number of overall MSHR uncacheable cycles 1003system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.128055 # mshr miss rate for ReadReq accesses 1004system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.128055 # mshr miss rate for ReadReq accesses 1005system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.050527 # mshr miss rate for WriteReq accesses 1006system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.050527 # mshr miss rate for WriteReq accesses 1007system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088965 # mshr miss rate for LoadLockedReq accesses 1008system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088965 # mshr miss rate for LoadLockedReq accesses 1009system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.022756 # mshr miss rate for StoreCondReq accesses 1010system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.022756 # mshr miss rate for StoreCondReq accesses 1011system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.097070 # mshr miss rate for demand accesses 1012system.cpu0.dcache.demand_mshr_miss_rate::total 0.097070 # mshr miss rate for demand accesses 1013system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.097070 # mshr miss rate for overall accesses 1014system.cpu0.dcache.overall_mshr_miss_rate::total 0.097070 # mshr miss rate for overall accesses 1015system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 24141.094054 # average ReadReq mshr miss latency 1016system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24141.094054 # average ReadReq mshr miss latency 1017system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 31797.423915 # average WriteReq mshr miss latency 1018system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31797.423915 # average WriteReq mshr miss latency 1019system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10747.934426 # average LoadLockedReq mshr miss latency 1020system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10747.934426 # average LoadLockedReq mshr miss latency 1021system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 9721.935007 # average StoreCondReq mshr miss latency 1022system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 9721.935007 # average StoreCondReq mshr miss latency 1023system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25733.877939 # average overall mshr miss latency 1024system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25733.877939 # average overall mshr miss latency 1025system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25733.877939 # average overall mshr miss latency 1026system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25733.877939 # average overall mshr miss latency 1027system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 1028system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1029system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 1030system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1031system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 1032system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1033system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1034system.cpu1.dtb.fetch_hits 0 # ITB hits 1035system.cpu1.dtb.fetch_misses 0 # ITB misses 1036system.cpu1.dtb.fetch_acv 0 # ITB acv 1037system.cpu1.dtb.fetch_accesses 0 # ITB accesses 1038system.cpu1.dtb.read_hits 2472786 # DTB read hits 1039system.cpu1.dtb.read_misses 14686 # DTB read misses 1040system.cpu1.dtb.read_acv 33 # DTB read access violations 1041system.cpu1.dtb.read_accesses 413814 # DTB read accesses 1042system.cpu1.dtb.write_hits 1645990 # DTB write hits 1043system.cpu1.dtb.write_misses 3399 # DTB write misses 1044system.cpu1.dtb.write_acv 61 # DTB write access violations 1045system.cpu1.dtb.write_accesses 158815 # DTB write accesses 1046system.cpu1.dtb.data_hits 4118776 # DTB hits 1047system.cpu1.dtb.data_misses 18085 # DTB misses 1048system.cpu1.dtb.data_acv 94 # DTB access violations 1049system.cpu1.dtb.data_accesses 572629 # DTB accesses 1050system.cpu1.itb.fetch_hits 546471 # ITB hits 1051system.cpu1.itb.fetch_misses 10636 # ITB misses 1052system.cpu1.itb.fetch_acv 251 # ITB acv 1053system.cpu1.itb.fetch_accesses 557107 # ITB accesses 1054system.cpu1.itb.read_hits 0 # DTB read hits 1055system.cpu1.itb.read_misses 0 # DTB read misses 1056system.cpu1.itb.read_acv 0 # DTB read access violations 1057system.cpu1.itb.read_accesses 0 # DTB read accesses 1058system.cpu1.itb.write_hits 0 # DTB write hits 1059system.cpu1.itb.write_misses 0 # DTB write misses 1060system.cpu1.itb.write_acv 0 # DTB write access violations 1061system.cpu1.itb.write_accesses 0 # DTB write accesses 1062system.cpu1.itb.data_hits 0 # DTB hits 1063system.cpu1.itb.data_misses 0 # DTB misses 1064system.cpu1.itb.data_acv 0 # DTB access violations 1065system.cpu1.itb.data_accesses 0 # DTB accesses 1066system.cpu1.numCycles 20144234 # number of cpu cycles simulated 1067system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 1068system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 1069system.cpu1.BPredUnit.lookups 3332472 # Number of BP lookups 1070system.cpu1.BPredUnit.condPredicted 2756183 # Number of conditional branches predicted 1071system.cpu1.BPredUnit.condIncorrect 108633 # Number of conditional branches incorrect 1072system.cpu1.BPredUnit.BTBLookups 2168857 # Number of BTB lookups 1073system.cpu1.BPredUnit.BTBHits 1160511 # Number of BTB hits 1074system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 1075system.cpu1.BPredUnit.usedRAS 228547 # Number of times the RAS was used to get a target. 1076system.cpu1.BPredUnit.RASInCorrect 10150 # Number of incorrect RAS predictions. 1077system.cpu1.fetch.icacheStallCycles 7838813 # Number of cycles fetch is stalled on an Icache miss 1078system.cpu1.fetch.Insts 15883595 # Number of instructions fetch has processed 1079system.cpu1.fetch.Branches 3332472 # Number of branches that fetch encountered 1080system.cpu1.fetch.predictedBranches 1389058 # Number of branches that fetch has predicted taken 1081system.cpu1.fetch.Cycles 2861385 # Number of cycles fetch has run and was not squashing or blocked 1082system.cpu1.fetch.SquashCycles 534677 # Number of cycles fetch has spent squashing 1083system.cpu1.fetch.BlockedCycles 7961253 # Number of cycles fetch has spent blocked 1084system.cpu1.fetch.MiscStallCycles 27792 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 1085system.cpu1.fetch.PendingTrapStallCycles 84864 # Number of stall cycles due to pending traps 1086system.cpu1.fetch.PendingQuiesceStallCycles 61219 # Number of stall cycles due to pending quiesce instructions 1087system.cpu1.fetch.IcacheWaitRetryStallCycles 2 # Number of stall cycles due to full MSHR 1088system.cpu1.fetch.CacheLines 1925840 # Number of cache lines fetched 1089system.cpu1.fetch.IcacheSquashes 71197 # Number of outstanding Icache misses that were squashed 1090system.cpu1.fetch.rateDist::samples 19177134 # Number of instructions fetched each cycle (Total) 1091system.cpu1.fetch.rateDist::mean 0.828257 # Number of instructions fetched each cycle (Total) 1092system.cpu1.fetch.rateDist::stdev 2.199800 # Number of instructions fetched each cycle (Total) 1093system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 1094system.cpu1.fetch.rateDist::0 16315749 85.08% 85.08% # Number of instructions fetched each cycle (Total) 1095system.cpu1.fetch.rateDist::1 188313 0.98% 86.06% # Number of instructions fetched each cycle (Total) 1096system.cpu1.fetch.rateDist::2 313367 1.63% 87.70% # Number of instructions fetched each cycle (Total) 1097system.cpu1.fetch.rateDist::3 233008 1.22% 88.91% # Number of instructions fetched each cycle (Total) 1098system.cpu1.fetch.rateDist::4 393584 2.05% 90.96% # Number of instructions fetched each cycle (Total) 1099system.cpu1.fetch.rateDist::5 151826 0.79% 91.75% # Number of instructions fetched each cycle (Total) 1100system.cpu1.fetch.rateDist::6 167771 0.87% 92.63% # Number of instructions fetched each cycle (Total) 1101system.cpu1.fetch.rateDist::7 278696 1.45% 94.08% # Number of instructions fetched each cycle (Total) 1102system.cpu1.fetch.rateDist::8 1134820 5.92% 100.00% # Number of instructions fetched each cycle (Total) 1103system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1104system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1105system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 1106system.cpu1.fetch.rateDist::total 19177134 # Number of instructions fetched each cycle (Total) 1107system.cpu1.fetch.branchRate 0.165431 # Number of branch fetches per cycle 1108system.cpu1.fetch.rate 0.788493 # Number of inst fetches per cycle 1109system.cpu1.decode.IdleCycles 7716271 # Number of cycles decode is idle 1110system.cpu1.decode.BlockedCycles 8310209 # Number of cycles decode is blocked 1111system.cpu1.decode.RunCycles 2661595 # Number of cycles decode is running 1112system.cpu1.decode.UnblockCycles 156637 # Number of cycles decode is unblocking 1113system.cpu1.decode.SquashCycles 332421 # Number of cycles decode is squashing 1114system.cpu1.decode.BranchResolved 147192 # Number of times decode resolved a branch 1115system.cpu1.decode.BranchMispred 9531 # Number of times decode detected a branch misprediction 1116system.cpu1.decode.DecodedInsts 15577857 # Number of instructions handled by decode 1117system.cpu1.decode.SquashedInsts 28018 # Number of squashed instructions handled by decode 1118system.cpu1.rename.SquashCycles 332421 # Number of cycles rename is squashing 1119system.cpu1.rename.IdleCycles 7986115 # Number of cycles rename is idle 1120system.cpu1.rename.BlockCycles 672083 # Number of cycles rename is blocking 1121system.cpu1.rename.serializeStallCycles 6791538 # count of cycles rename stalled for serializing inst 1122system.cpu1.rename.RunCycles 2542197 # Number of cycles rename is running 1123system.cpu1.rename.UnblockCycles 852778 # Number of cycles rename is unblocking 1124system.cpu1.rename.RenamedInsts 14454091 # Number of instructions processed by rename 1125system.cpu1.rename.ROBFullEvents 131 # Number of times rename has blocked due to ROB full 1126system.cpu1.rename.IQFullEvents 86206 # Number of times rename has blocked due to IQ full 1127system.cpu1.rename.LSQFullEvents 218054 # Number of times rename has blocked due to LSQ full 1128system.cpu1.rename.RenamedOperands 9478411 # Number of destination operands rename has renamed 1129system.cpu1.rename.RenameLookups 17286766 # Number of register rename lookups that rename has made 1130system.cpu1.rename.int_rename_lookups 17086477 # Number of integer rename lookups 1131system.cpu1.rename.fp_rename_lookups 200289 # Number of floating rename lookups 1132system.cpu1.rename.CommittedMaps 8045295 # Number of HB maps that are committed 1133system.cpu1.rename.UndoneMaps 1433108 # Number of HB maps that are undone due to squashing 1134system.cpu1.rename.serializingInsts 570111 # count of serializing insts renamed 1135system.cpu1.rename.tempSerializingInsts 60569 # count of temporary serializing insts renamed 1136system.cpu1.rename.skidInsts 2590157 # count of insts added to the skid buffer 1137system.cpu1.memDep0.insertedLoads 2624799 # Number of loads inserted to the mem dependence unit. 1138system.cpu1.memDep0.insertedStores 1738404 # Number of stores inserted to the mem dependence unit. 1139system.cpu1.memDep0.conflictingLoads 257229 # Number of conflicting loads. 1140system.cpu1.memDep0.conflictingStores 149585 # Number of conflicting stores. 1141system.cpu1.iq.iqInstsAdded 12667252 # Number of instructions added to the IQ (excludes non-spec) 1142system.cpu1.iq.iqNonSpecInstsAdded 630653 # Number of non-speculative instructions added to the IQ 1143system.cpu1.iq.iqInstsIssued 12308685 # Number of instructions issued 1144system.cpu1.iq.iqSquashedInstsIssued 34992 # Number of squashed instructions issued 1145system.cpu1.iq.iqSquashedInstsExamined 1859186 # Number of squashed instructions iterated over during squash; mainly for profiling 1146system.cpu1.iq.iqSquashedOperandsExamined 963032 # Number of squashed operands that are examined and possibly removed from graph 1147system.cpu1.iq.iqSquashedNonSpecRemoved 447479 # Number of squashed non-spec instructions that were removed 1148system.cpu1.iq.issued_per_cycle::samples 19177134 # Number of insts issued each cycle 1149system.cpu1.iq.issued_per_cycle::mean 0.641842 # Number of insts issued each cycle 1150system.cpu1.iq.issued_per_cycle::stdev 1.313805 # Number of insts issued each cycle 1151system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1152system.cpu1.iq.issued_per_cycle::0 13743416 71.67% 71.67% # Number of insts issued each cycle 1153system.cpu1.iq.issued_per_cycle::1 2506419 13.07% 84.74% # Number of insts issued each cycle 1154system.cpu1.iq.issued_per_cycle::2 1066336 5.56% 90.30% # Number of insts issued each cycle 1155system.cpu1.iq.issued_per_cycle::3 706714 3.69% 93.98% # Number of insts issued each cycle 1156system.cpu1.iq.issued_per_cycle::4 606260 3.16% 97.14% # Number of insts issued each cycle 1157system.cpu1.iq.issued_per_cycle::5 273557 1.43% 98.57% # Number of insts issued each cycle 1158system.cpu1.iq.issued_per_cycle::6 174545 0.91% 99.48% # Number of insts issued each cycle 1159system.cpu1.iq.issued_per_cycle::7 89739 0.47% 99.95% # Number of insts issued each cycle 1160system.cpu1.iq.issued_per_cycle::8 10148 0.05% 100.00% # Number of insts issued each cycle 1161system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1162system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1163system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 1164system.cpu1.iq.issued_per_cycle::total 19177134 # Number of insts issued each cycle 1165system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1166system.cpu1.iq.fu_full::IntAlu 4629 1.86% 1.86% # attempts to use FU when none available 1167system.cpu1.iq.fu_full::IntMult 0 0.00% 1.86% # attempts to use FU when none available 1168system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.86% # attempts to use FU when none available 1169system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.86% # attempts to use FU when none available 1170system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.86% # attempts to use FU when none available 1171system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.86% # attempts to use FU when none available 1172system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.86% # attempts to use FU when none available 1173system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.86% # attempts to use FU when none available 1174system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.86% # attempts to use FU when none available 1175system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.86% # attempts to use FU when none available 1176system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.86% # attempts to use FU when none available 1177system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.86% # attempts to use FU when none available 1178system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.86% # attempts to use FU when none available 1179system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.86% # attempts to use FU when none available 1180system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.86% # attempts to use FU when none available 1181system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.86% # attempts to use FU when none available 1182system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.86% # attempts to use FU when none available 1183system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.86% # attempts to use FU when none available 1184system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.86% # attempts to use FU when none available 1185system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.86% # attempts to use FU when none available 1186system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.86% # attempts to use FU when none available 1187system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.86% # attempts to use FU when none available 1188system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.86% # attempts to use FU when none available 1189system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.86% # attempts to use FU when none available 1190system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.86% # attempts to use FU when none available 1191system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.86% # attempts to use FU when none available 1192system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.86% # attempts to use FU when none available 1193system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.86% # attempts to use FU when none available 1194system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.86% # attempts to use FU when none available 1195system.cpu1.iq.fu_full::MemRead 131937 52.95% 54.80% # attempts to use FU when none available 1196system.cpu1.iq.fu_full::MemWrite 112626 45.20% 100.00% # attempts to use FU when none available 1197system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1198system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1199system.cpu1.iq.FU_type_0::No_OpClass 4751 0.04% 0.04% # Type of FU issued 1200system.cpu1.iq.FU_type_0::IntAlu 7659302 62.23% 62.27% # Type of FU issued 1201system.cpu1.iq.FU_type_0::IntMult 19564 0.16% 62.42% # Type of FU issued 1202system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.42% # Type of FU issued 1203system.cpu1.iq.FU_type_0::FloatAdd 14781 0.12% 62.54% # Type of FU issued 1204system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.54% # Type of FU issued 1205system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.54% # Type of FU issued 1206system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.54% # Type of FU issued 1207system.cpu1.iq.FU_type_0::FloatDiv 2375 0.02% 62.56% # Type of FU issued 1208system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.56% # Type of FU issued 1209system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.56% # Type of FU issued 1210system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.56% # Type of FU issued 1211system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.56% # Type of FU issued 1212system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.56% # Type of FU issued 1213system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.56% # Type of FU issued 1214system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.56% # Type of FU issued 1215system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.56% # Type of FU issued 1216system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.56% # Type of FU issued 1217system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.56% # Type of FU issued 1218system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.56% # Type of FU issued 1219system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.56% # Type of FU issued 1220system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.56% # Type of FU issued 1221system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.56% # Type of FU issued 1222system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.56% # Type of FU issued 1223system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.56% # Type of FU issued 1224system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.56% # Type of FU issued 1225system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.56% # Type of FU issued 1226system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.56% # Type of FU issued 1227system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.56% # Type of FU issued 1228system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.56% # Type of FU issued 1229system.cpu1.iq.FU_type_0::MemRead 2596890 21.10% 83.66% # Type of FU issued 1230system.cpu1.iq.FU_type_0::MemWrite 1675725 13.61% 97.28% # Type of FU issued 1231system.cpu1.iq.FU_type_0::IprAccess 335297 2.72% 100.00% # Type of FU issued 1232system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 1233system.cpu1.iq.FU_type_0::total 12308685 # Type of FU issued 1234system.cpu1.iq.rate 0.611028 # Inst issue rate 1235system.cpu1.iq.fu_busy_cnt 249192 # FU busy when requested 1236system.cpu1.iq.fu_busy_rate 0.020245 # FU busy rate (busy events/executed inst) 1237system.cpu1.iq.int_inst_queue_reads 43789272 # Number of integer instruction queue reads 1238system.cpu1.iq.int_inst_queue_writes 15018387 # Number of integer instruction queue writes 1239system.cpu1.iq.int_inst_queue_wakeup_accesses 11932725 # Number of integer instruction queue wakeup accesses 1240system.cpu1.iq.fp_inst_queue_reads 289415 # Number of floating instruction queue reads 1241system.cpu1.iq.fp_inst_queue_writes 141077 # Number of floating instruction queue writes 1242system.cpu1.iq.fp_inst_queue_wakeup_accesses 136872 # Number of floating instruction queue wakeup accesses 1243system.cpu1.iq.int_alu_accesses 12402102 # Number of integer alu accesses 1244system.cpu1.iq.fp_alu_accesses 151024 # Number of floating point alu accesses 1245system.cpu1.iew.lsq.thread0.forwLoads 115183 # Number of loads that had data forwarded from stores 1246system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 1247system.cpu1.iew.lsq.thread0.squashedLoads 382493 # Number of loads squashed 1248system.cpu1.iew.lsq.thread0.ignoredResponses 680 # Number of memory responses ignored because the instruction is squashed 1249system.cpu1.iew.lsq.thread0.memOrderViolation 2469 # Number of memory ordering violations 1250system.cpu1.iew.lsq.thread0.squashedStores 155910 # Number of stores squashed 1251system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 1252system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 1253system.cpu1.iew.lsq.thread0.rescheduledLoads 398 # Number of loads that were rescheduled 1254system.cpu1.iew.lsq.thread0.cacheBlocked 20099 # Number of times an access to memory failed due to the cache being blocked 1255system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 1256system.cpu1.iew.iewSquashCycles 332421 # Number of cycles IEW is squashing 1257system.cpu1.iew.iewBlockCycles 409059 # Number of cycles IEW is blocking 1258system.cpu1.iew.iewUnblockCycles 59053 # Number of cycles IEW is unblocking 1259system.cpu1.iew.iewDispatchedInsts 13963733 # Number of instructions dispatched to IQ 1260system.cpu1.iew.iewDispSquashedInsts 192284 # Number of squashed instructions skipped by dispatch 1261system.cpu1.iew.iewDispLoadInsts 2624799 # Number of dispatched load instructions 1262system.cpu1.iew.iewDispStoreInsts 1738404 # Number of dispatched store instructions 1263system.cpu1.iew.iewDispNonSpecInsts 567278 # Number of dispatched non-speculative instructions 1264system.cpu1.iew.iewIQFullEvents 49311 # Number of times the IQ has become full, causing a stall 1265system.cpu1.iew.iewLSQFullEvents 2791 # Number of times the LSQ has become full, causing a stall 1266system.cpu1.iew.memOrderViolationEvents 2469 # Number of memory order violations 1267system.cpu1.iew.predictedTakenIncorrect 54746 # Number of branches that were predicted taken incorrectly 1268system.cpu1.iew.predictedNotTakenIncorrect 126604 # Number of branches that were predicted not taken incorrectly 1269system.cpu1.iew.branchMispredicts 181350 # Number of branch mispredicts detected at execute 1270system.cpu1.iew.iewExecutedInsts 12183266 # Number of executed instructions 1271system.cpu1.iew.iewExecLoadInsts 2497630 # Number of load instructions executed 1272system.cpu1.iew.iewExecSquashedInsts 125418 # Number of squashed instructions skipped in execute 1273system.cpu1.iew.exec_swp 0 # number of swp insts executed 1274system.cpu1.iew.exec_nop 665828 # number of nop insts executed 1275system.cpu1.iew.exec_refs 4154589 # number of memory reference insts executed 1276system.cpu1.iew.exec_branches 1827055 # Number of branches executed 1277system.cpu1.iew.exec_stores 1656959 # Number of stores executed 1278system.cpu1.iew.exec_rate 0.604802 # Inst execution rate 1279system.cpu1.iew.wb_sent 12107744 # cumulative count of insts sent to commit 1280system.cpu1.iew.wb_count 12069597 # cumulative count of insts written-back 1281system.cpu1.iew.wb_producers 5640555 # num instructions producing a value 1282system.cpu1.iew.wb_consumers 7931807 # num instructions consuming a value 1283system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 1284system.cpu1.iew.wb_rate 0.599159 # insts written-back per cycle 1285system.cpu1.iew.wb_fanout 0.711131 # average fanout of values written-back 1286system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 1287system.cpu1.commit.commitSquashedInsts 1943114 # The number of squashed insts skipped by commit 1288system.cpu1.commit.commitNonSpecStalls 183174 # The number of times commit has been forced to stall to communicate backwards 1289system.cpu1.commit.branchMispredicts 170211 # The number of times a branch was mispredicted 1290system.cpu1.commit.committed_per_cycle::samples 18844713 # Number of insts commited each cycle 1291system.cpu1.commit.committed_per_cycle::mean 0.633421 # Number of insts commited each cycle 1292system.cpu1.commit.committed_per_cycle::stdev 1.575988 # Number of insts commited each cycle 1293system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 1294system.cpu1.commit.committed_per_cycle::0 14387001 76.35% 76.35% # Number of insts commited each cycle 1295system.cpu1.commit.committed_per_cycle::1 2066578 10.97% 87.31% # Number of insts commited each cycle 1296system.cpu1.commit.committed_per_cycle::2 777942 4.13% 91.44% # Number of insts commited each cycle 1297system.cpu1.commit.committed_per_cycle::3 478446 2.54% 93.98% # Number of insts commited each cycle 1298system.cpu1.commit.committed_per_cycle::4 347277 1.84% 95.82% # Number of insts commited each cycle 1299system.cpu1.commit.committed_per_cycle::5 135394 0.72% 96.54% # Number of insts commited each cycle 1300system.cpu1.commit.committed_per_cycle::6 132721 0.70% 97.24% # Number of insts commited each cycle 1301system.cpu1.commit.committed_per_cycle::7 138400 0.73% 97.98% # Number of insts commited each cycle 1302system.cpu1.commit.committed_per_cycle::8 380954 2.02% 100.00% # Number of insts commited each cycle 1303system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 1304system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 1305system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 1306system.cpu1.commit.committed_per_cycle::total 18844713 # Number of insts commited each cycle 1307system.cpu1.commit.committedInsts 11936636 # Number of instructions committed 1308system.cpu1.commit.committedOps 11936636 # Number of ops (including micro ops) committed 1309system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 1310system.cpu1.commit.refs 3824800 # Number of memory references committed 1311system.cpu1.commit.loads 2242306 # Number of loads committed 1312system.cpu1.commit.membars 59908 # Number of memory barriers committed 1313system.cpu1.commit.branches 1711003 # Number of branches committed 1314system.cpu1.commit.fp_insts 135276 # Number of committed floating point instructions. 1315system.cpu1.commit.int_insts 11053668 # Number of committed integer instructions. 1316system.cpu1.commit.function_calls 186526 # Number of function calls committed. 1317system.cpu1.commit.bw_lim_events 380954 # number cycles where commit BW limit reached 1318system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits 1319system.cpu1.rob.rob_reads 32234171 # The number of ROB reads 1320system.cpu1.rob.rob_writes 28090700 # The number of ROB writes 1321system.cpu1.timesIdled 170938 # Number of times that the entire CPU went into an idle state and unscheduled itself 1322system.cpu1.idleCycles 967100 # Total number of cycles that the CPU has spent unscheduled due to idling 1323system.cpu1.quiesceCycles 3785218747 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 1324system.cpu1.committedInsts 11348024 # Number of Instructions Simulated 1325system.cpu1.committedOps 11348024 # Number of Ops (including micro ops) Simulated 1326system.cpu1.committedInsts_total 11348024 # Number of Instructions Simulated 1327system.cpu1.cpi 1.775131 # CPI: Cycles Per Instruction 1328system.cpu1.cpi_total 1.775131 # CPI: Total CPI of All Threads 1329system.cpu1.ipc 0.563339 # IPC: Instructions Per Cycle 1330system.cpu1.ipc_total 0.563339 # IPC: Total IPC of All Threads 1331system.cpu1.int_regfile_reads 15713233 # number of integer regfile reads 1332system.cpu1.int_regfile_writes 8535659 # number of integer regfile writes 1333system.cpu1.fp_regfile_reads 74431 # number of floating regfile reads 1334system.cpu1.fp_regfile_writes 74222 # number of floating regfile writes 1335system.cpu1.misc_regfile_reads 667576 # number of misc regfile reads 1336system.cpu1.misc_regfile_writes 284444 # number of misc regfile writes 1337system.cpu1.icache.replacements 292722 # number of replacements 1338system.cpu1.icache.tagsinuse 471.494279 # Cycle average of tags in use 1339system.cpu1.icache.total_refs 1621349 # Total number of references to valid blocks. 1340system.cpu1.icache.sampled_refs 293230 # Sample count of references to valid blocks. 1341system.cpu1.icache.avg_refs 5.529274 # Average number of references to valid blocks. 1342system.cpu1.icache.warmup_cycle 1876700215000 # Cycle when the warmup percentage was hit. 1343system.cpu1.icache.occ_blocks::cpu1.inst 471.494279 # Average occupied blocks per requestor 1344system.cpu1.icache.occ_percent::cpu1.inst 0.920887 # Average percentage of cache occupancy 1345system.cpu1.icache.occ_percent::total 0.920887 # Average percentage of cache occupancy 1346system.cpu1.icache.ReadReq_hits::cpu1.inst 1621349 # number of ReadReq hits 1347system.cpu1.icache.ReadReq_hits::total 1621349 # number of ReadReq hits 1348system.cpu1.icache.demand_hits::cpu1.inst 1621349 # number of demand (read+write) hits 1349system.cpu1.icache.demand_hits::total 1621349 # number of demand (read+write) hits 1350system.cpu1.icache.overall_hits::cpu1.inst 1621349 # number of overall hits 1351system.cpu1.icache.overall_hits::total 1621349 # number of overall hits 1352system.cpu1.icache.ReadReq_misses::cpu1.inst 304491 # number of ReadReq misses 1353system.cpu1.icache.ReadReq_misses::total 304491 # number of ReadReq misses 1354system.cpu1.icache.demand_misses::cpu1.inst 304491 # number of demand (read+write) misses 1355system.cpu1.icache.demand_misses::total 304491 # number of demand (read+write) misses 1356system.cpu1.icache.overall_misses::cpu1.inst 304491 # number of overall misses 1357system.cpu1.icache.overall_misses::total 304491 # number of overall misses 1358system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4065162500 # number of ReadReq miss cycles 1359system.cpu1.icache.ReadReq_miss_latency::total 4065162500 # number of ReadReq miss cycles 1360system.cpu1.icache.demand_miss_latency::cpu1.inst 4065162500 # number of demand (read+write) miss cycles 1361system.cpu1.icache.demand_miss_latency::total 4065162500 # number of demand (read+write) miss cycles 1362system.cpu1.icache.overall_miss_latency::cpu1.inst 4065162500 # number of overall miss cycles 1363system.cpu1.icache.overall_miss_latency::total 4065162500 # number of overall miss cycles 1364system.cpu1.icache.ReadReq_accesses::cpu1.inst 1925840 # number of ReadReq accesses(hits+misses) 1365system.cpu1.icache.ReadReq_accesses::total 1925840 # number of ReadReq accesses(hits+misses) 1366system.cpu1.icache.demand_accesses::cpu1.inst 1925840 # number of demand (read+write) accesses 1367system.cpu1.icache.demand_accesses::total 1925840 # number of demand (read+write) accesses 1368system.cpu1.icache.overall_accesses::cpu1.inst 1925840 # number of overall (read+write) accesses 1369system.cpu1.icache.overall_accesses::total 1925840 # number of overall (read+write) accesses 1370system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.158108 # miss rate for ReadReq accesses 1371system.cpu1.icache.ReadReq_miss_rate::total 0.158108 # miss rate for ReadReq accesses 1372system.cpu1.icache.demand_miss_rate::cpu1.inst 0.158108 # miss rate for demand accesses 1373system.cpu1.icache.demand_miss_rate::total 0.158108 # miss rate for demand accesses 1374system.cpu1.icache.overall_miss_rate::cpu1.inst 0.158108 # miss rate for overall accesses 1375system.cpu1.icache.overall_miss_rate::total 0.158108 # miss rate for overall accesses 1376system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13350.681958 # average ReadReq miss latency 1377system.cpu1.icache.ReadReq_avg_miss_latency::total 13350.681958 # average ReadReq miss latency 1378system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13350.681958 # average overall miss latency 1379system.cpu1.icache.demand_avg_miss_latency::total 13350.681958 # average overall miss latency 1380system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13350.681958 # average overall miss latency 1381system.cpu1.icache.overall_avg_miss_latency::total 13350.681958 # average overall miss latency 1382system.cpu1.icache.blocked_cycles::no_mshrs 203 # number of cycles access was blocked 1383system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1384system.cpu1.icache.blocked::no_mshrs 23 # number of cycles access was blocked 1385system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 1386system.cpu1.icache.avg_blocked_cycles::no_mshrs 8.826087 # average number of cycles each access was blocked 1387system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1388system.cpu1.icache.fast_writes 0 # number of fast writes performed 1389system.cpu1.icache.cache_copies 0 # number of cache copies performed 1390system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 11170 # number of ReadReq MSHR hits 1391system.cpu1.icache.ReadReq_mshr_hits::total 11170 # number of ReadReq MSHR hits 1392system.cpu1.icache.demand_mshr_hits::cpu1.inst 11170 # number of demand (read+write) MSHR hits 1393system.cpu1.icache.demand_mshr_hits::total 11170 # number of demand (read+write) MSHR hits 1394system.cpu1.icache.overall_mshr_hits::cpu1.inst 11170 # number of overall MSHR hits 1395system.cpu1.icache.overall_mshr_hits::total 11170 # number of overall MSHR hits 1396system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 293321 # number of ReadReq MSHR misses 1397system.cpu1.icache.ReadReq_mshr_misses::total 293321 # number of ReadReq MSHR misses 1398system.cpu1.icache.demand_mshr_misses::cpu1.inst 293321 # number of demand (read+write) MSHR misses 1399system.cpu1.icache.demand_mshr_misses::total 293321 # number of demand (read+write) MSHR misses 1400system.cpu1.icache.overall_mshr_misses::cpu1.inst 293321 # number of overall MSHR misses 1401system.cpu1.icache.overall_mshr_misses::total 293321 # number of overall MSHR misses 1402system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3385018500 # number of ReadReq MSHR miss cycles 1403system.cpu1.icache.ReadReq_mshr_miss_latency::total 3385018500 # number of ReadReq MSHR miss cycles 1404system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3385018500 # number of demand (read+write) MSHR miss cycles 1405system.cpu1.icache.demand_mshr_miss_latency::total 3385018500 # number of demand (read+write) MSHR miss cycles 1406system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3385018500 # number of overall MSHR miss cycles 1407system.cpu1.icache.overall_mshr_miss_latency::total 3385018500 # number of overall MSHR miss cycles 1408system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.152308 # mshr miss rate for ReadReq accesses 1409system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.152308 # mshr miss rate for ReadReq accesses 1410system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.152308 # mshr miss rate for demand accesses 1411system.cpu1.icache.demand_mshr_miss_rate::total 0.152308 # mshr miss rate for demand accesses 1412system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.152308 # mshr miss rate for overall accesses 1413system.cpu1.icache.overall_mshr_miss_rate::total 0.152308 # mshr miss rate for overall accesses 1414system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11540.321013 # average ReadReq mshr miss latency 1415system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11540.321013 # average ReadReq mshr miss latency 1416system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11540.321013 # average overall mshr miss latency 1417system.cpu1.icache.demand_avg_mshr_miss_latency::total 11540.321013 # average overall mshr miss latency 1418system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11540.321013 # average overall mshr miss latency 1419system.cpu1.icache.overall_avg_mshr_miss_latency::total 11540.321013 # average overall mshr miss latency 1420system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 1421system.cpu1.dcache.replacements 154238 # number of replacements 1422system.cpu1.dcache.tagsinuse 492.768701 # Cycle average of tags in use 1423system.cpu1.dcache.total_refs 3312022 # Total number of references to valid blocks. 1424system.cpu1.dcache.sampled_refs 154750 # Sample count of references to valid blocks. 1425system.cpu1.dcache.avg_refs 21.402404 # Average number of references to valid blocks. 1426system.cpu1.dcache.warmup_cycle 38606824000 # Cycle when the warmup percentage was hit. 1427system.cpu1.dcache.occ_blocks::cpu1.data 492.768701 # Average occupied blocks per requestor 1428system.cpu1.dcache.occ_percent::cpu1.data 0.962439 # Average percentage of cache occupancy 1429system.cpu1.dcache.occ_percent::total 0.962439 # Average percentage of cache occupancy 1430system.cpu1.dcache.ReadReq_hits::cpu1.data 2009764 # number of ReadReq hits 1431system.cpu1.dcache.ReadReq_hits::total 2009764 # number of ReadReq hits 1432system.cpu1.dcache.WriteReq_hits::cpu1.data 1195197 # number of WriteReq hits 1433system.cpu1.dcache.WriteReq_hits::total 1195197 # number of WriteReq hits 1434system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 47136 # number of LoadLockedReq hits 1435system.cpu1.dcache.LoadLockedReq_hits::total 47136 # number of LoadLockedReq hits 1436system.cpu1.dcache.StoreCondReq_hits::cpu1.data 45762 # number of StoreCondReq hits 1437system.cpu1.dcache.StoreCondReq_hits::total 45762 # number of StoreCondReq hits 1438system.cpu1.dcache.demand_hits::cpu1.data 3204961 # number of demand (read+write) hits 1439system.cpu1.dcache.demand_hits::total 3204961 # number of demand (read+write) hits 1440system.cpu1.dcache.overall_hits::cpu1.data 3204961 # number of overall hits 1441system.cpu1.dcache.overall_hits::total 3204961 # number of overall hits 1442system.cpu1.dcache.ReadReq_misses::cpu1.data 288765 # number of ReadReq misses 1443system.cpu1.dcache.ReadReq_misses::total 288765 # number of ReadReq misses 1444system.cpu1.dcache.WriteReq_misses::cpu1.data 330549 # number of WriteReq misses 1445system.cpu1.dcache.WriteReq_misses::total 330549 # number of WriteReq misses 1446system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 7490 # number of LoadLockedReq misses 1447system.cpu1.dcache.LoadLockedReq_misses::total 7490 # number of LoadLockedReq misses 1448system.cpu1.dcache.StoreCondReq_misses::cpu1.data 4284 # number of StoreCondReq misses 1449system.cpu1.dcache.StoreCondReq_misses::total 4284 # number of StoreCondReq misses 1450system.cpu1.dcache.demand_misses::cpu1.data 619314 # number of demand (read+write) misses 1451system.cpu1.dcache.demand_misses::total 619314 # number of demand (read+write) misses 1452system.cpu1.dcache.overall_misses::cpu1.data 619314 # number of overall misses 1453system.cpu1.dcache.overall_misses::total 619314 # number of overall misses 1454system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4275169500 # number of ReadReq miss cycles 1455system.cpu1.dcache.ReadReq_miss_latency::total 4275169500 # number of ReadReq miss cycles 1456system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 8473061608 # number of WriteReq miss cycles 1457system.cpu1.dcache.WriteReq_miss_latency::total 8473061608 # number of WriteReq miss cycles 1458system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 77853000 # number of LoadLockedReq miss cycles 1459system.cpu1.dcache.LoadLockedReq_miss_latency::total 77853000 # number of LoadLockedReq miss cycles 1460system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 49370500 # number of StoreCondReq miss cycles 1461system.cpu1.dcache.StoreCondReq_miss_latency::total 49370500 # number of StoreCondReq miss cycles 1462system.cpu1.dcache.demand_miss_latency::cpu1.data 12748231108 # number of demand (read+write) miss cycles 1463system.cpu1.dcache.demand_miss_latency::total 12748231108 # number of demand (read+write) miss cycles 1464system.cpu1.dcache.overall_miss_latency::cpu1.data 12748231108 # number of overall miss cycles 1465system.cpu1.dcache.overall_miss_latency::total 12748231108 # number of overall miss cycles 1466system.cpu1.dcache.ReadReq_accesses::cpu1.data 2298529 # number of ReadReq accesses(hits+misses) 1467system.cpu1.dcache.ReadReq_accesses::total 2298529 # number of ReadReq accesses(hits+misses) 1468system.cpu1.dcache.WriteReq_accesses::cpu1.data 1525746 # number of WriteReq accesses(hits+misses) 1469system.cpu1.dcache.WriteReq_accesses::total 1525746 # number of WriteReq accesses(hits+misses) 1470system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 54626 # number of LoadLockedReq accesses(hits+misses) 1471system.cpu1.dcache.LoadLockedReq_accesses::total 54626 # number of LoadLockedReq accesses(hits+misses) 1472system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 50046 # number of StoreCondReq accesses(hits+misses) 1473system.cpu1.dcache.StoreCondReq_accesses::total 50046 # number of StoreCondReq accesses(hits+misses) 1474system.cpu1.dcache.demand_accesses::cpu1.data 3824275 # number of demand (read+write) accesses 1475system.cpu1.dcache.demand_accesses::total 3824275 # number of demand (read+write) accesses 1476system.cpu1.dcache.overall_accesses::cpu1.data 3824275 # number of overall (read+write) accesses 1477system.cpu1.dcache.overall_accesses::total 3824275 # number of overall (read+write) accesses 1478system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.125630 # miss rate for ReadReq accesses 1479system.cpu1.dcache.ReadReq_miss_rate::total 0.125630 # miss rate for ReadReq accesses 1480system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.216647 # miss rate for WriteReq accesses 1481system.cpu1.dcache.WriteReq_miss_rate::total 0.216647 # miss rate for WriteReq accesses 1482system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.137114 # miss rate for LoadLockedReq accesses 1483system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.137114 # miss rate for LoadLockedReq accesses 1484system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.085601 # miss rate for StoreCondReq accesses 1485system.cpu1.dcache.StoreCondReq_miss_rate::total 0.085601 # miss rate for StoreCondReq accesses 1486system.cpu1.dcache.demand_miss_rate::cpu1.data 0.161943 # miss rate for demand accesses 1487system.cpu1.dcache.demand_miss_rate::total 0.161943 # miss rate for demand accesses 1488system.cpu1.dcache.overall_miss_rate::cpu1.data 0.161943 # miss rate for overall accesses 1489system.cpu1.dcache.overall_miss_rate::total 0.161943 # miss rate for overall accesses 1490system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14805.012727 # average ReadReq miss latency 1491system.cpu1.dcache.ReadReq_avg_miss_latency::total 14805.012727 # average ReadReq miss latency 1492system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25633.299777 # average WriteReq miss latency 1493system.cpu1.dcache.WriteReq_avg_miss_latency::total 25633.299777 # average WriteReq miss latency 1494system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10394.259012 # average LoadLockedReq miss latency 1495system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10394.259012 # average LoadLockedReq miss latency 1496system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 11524.393091 # average StoreCondReq miss latency 1497system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11524.393091 # average StoreCondReq miss latency 1498system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20584.438763 # average overall miss latency 1499system.cpu1.dcache.demand_avg_miss_latency::total 20584.438763 # average overall miss latency 1500system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20584.438763 # average overall miss latency 1501system.cpu1.dcache.overall_avg_miss_latency::total 20584.438763 # average overall miss latency 1502system.cpu1.dcache.blocked_cycles::no_mshrs 148655 # number of cycles access was blocked 1503system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1504system.cpu1.dcache.blocked::no_mshrs 7912 # number of cycles access was blocked 1505system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 1506system.cpu1.dcache.avg_blocked_cycles::no_mshrs 18.788549 # average number of cycles each access was blocked 1507system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1508system.cpu1.dcache.fast_writes 0 # number of fast writes performed 1509system.cpu1.dcache.cache_copies 0 # number of cache copies performed 1510system.cpu1.dcache.writebacks::writebacks 102031 # number of writebacks 1511system.cpu1.dcache.writebacks::total 102031 # number of writebacks 1512system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 180109 # number of ReadReq MSHR hits 1513system.cpu1.dcache.ReadReq_mshr_hits::total 180109 # number of ReadReq MSHR hits 1514system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 273076 # number of WriteReq MSHR hits 1515system.cpu1.dcache.WriteReq_mshr_hits::total 273076 # number of WriteReq MSHR hits 1516system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 765 # number of LoadLockedReq MSHR hits 1517system.cpu1.dcache.LoadLockedReq_mshr_hits::total 765 # number of LoadLockedReq MSHR hits 1518system.cpu1.dcache.demand_mshr_hits::cpu1.data 453185 # number of demand (read+write) MSHR hits 1519system.cpu1.dcache.demand_mshr_hits::total 453185 # number of demand (read+write) MSHR hits 1520system.cpu1.dcache.overall_mshr_hits::cpu1.data 453185 # number of overall MSHR hits 1521system.cpu1.dcache.overall_mshr_hits::total 453185 # number of overall MSHR hits 1522system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 108656 # number of ReadReq MSHR misses 1523system.cpu1.dcache.ReadReq_mshr_misses::total 108656 # number of ReadReq MSHR misses 1524system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 57473 # number of WriteReq MSHR misses 1525system.cpu1.dcache.WriteReq_mshr_misses::total 57473 # number of WriteReq MSHR misses 1526system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 6725 # number of LoadLockedReq MSHR misses 1527system.cpu1.dcache.LoadLockedReq_mshr_misses::total 6725 # number of LoadLockedReq MSHR misses 1528system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 4282 # number of StoreCondReq MSHR misses 1529system.cpu1.dcache.StoreCondReq_mshr_misses::total 4282 # number of StoreCondReq MSHR misses 1530system.cpu1.dcache.demand_mshr_misses::cpu1.data 166129 # number of demand (read+write) MSHR misses 1531system.cpu1.dcache.demand_mshr_misses::total 166129 # number of demand (read+write) MSHR misses 1532system.cpu1.dcache.overall_mshr_misses::cpu1.data 166129 # number of overall MSHR misses 1533system.cpu1.dcache.overall_mshr_misses::total 166129 # number of overall MSHR misses 1534system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1328748500 # number of ReadReq MSHR miss cycles 1535system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1328748500 # number of ReadReq MSHR miss cycles 1536system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1211037987 # number of WriteReq MSHR miss cycles 1537system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1211037987 # number of WriteReq MSHR miss cycles 1538system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 54734500 # number of LoadLockedReq MSHR miss cycles 1539system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 54734500 # number of LoadLockedReq MSHR miss cycles 1540system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 40806500 # number of StoreCondReq MSHR miss cycles 1541system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 40806500 # number of StoreCondReq MSHR miss cycles 1542system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2539786487 # number of demand (read+write) MSHR miss cycles 1543system.cpu1.dcache.demand_mshr_miss_latency::total 2539786487 # number of demand (read+write) MSHR miss cycles 1544system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2539786487 # number of overall MSHR miss cycles 1545system.cpu1.dcache.overall_mshr_miss_latency::total 2539786487 # number of overall MSHR miss cycles 1546system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30975000 # number of ReadReq MSHR uncacheable cycles 1547system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 30975000 # number of ReadReq MSHR uncacheable cycles 1548system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 686558000 # number of WriteReq MSHR uncacheable cycles 1549system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 686558000 # number of WriteReq MSHR uncacheable cycles 1550system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 717533000 # number of overall MSHR uncacheable cycles 1551system.cpu1.dcache.overall_mshr_uncacheable_latency::total 717533000 # number of overall MSHR uncacheable cycles 1552system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.047272 # mshr miss rate for ReadReq accesses 1553system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.047272 # mshr miss rate for ReadReq accesses 1554system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.037669 # mshr miss rate for WriteReq accesses 1555system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.037669 # mshr miss rate for WriteReq accesses 1556system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.123110 # mshr miss rate for LoadLockedReq accesses 1557system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.123110 # mshr miss rate for LoadLockedReq accesses 1558system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.085561 # mshr miss rate for StoreCondReq accesses 1559system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.085561 # mshr miss rate for StoreCondReq accesses 1560system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.043441 # mshr miss rate for demand accesses 1561system.cpu1.dcache.demand_mshr_miss_rate::total 0.043441 # mshr miss rate for demand accesses 1562system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.043441 # mshr miss rate for overall accesses 1563system.cpu1.dcache.overall_mshr_miss_rate::total 0.043441 # mshr miss rate for overall accesses 1564system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12228.947320 # average ReadReq mshr miss latency 1565system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12228.947320 # average ReadReq mshr miss latency 1566system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 21071.424617 # average WriteReq mshr miss latency 1567system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21071.424617 # average WriteReq mshr miss latency 1568system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8138.959108 # average LoadLockedReq mshr miss latency 1569system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8138.959108 # average LoadLockedReq mshr miss latency 1570system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 9529.775806 # average StoreCondReq mshr miss latency 1571system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 9529.775806 # average StoreCondReq mshr miss latency 1572system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15288.038133 # average overall mshr miss latency 1573system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15288.038133 # average overall mshr miss latency 1574system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15288.038133 # average overall mshr miss latency 1575system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15288.038133 # average overall mshr miss latency 1576system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 1577system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1578system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 1579system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1580system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 1581system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1582system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1583system.cpu0.kern.inst.arm 0 # number of arm instructions executed 1584system.cpu0.kern.inst.quiesce 6652 # number of quiesce instructions executed 1585system.cpu0.kern.inst.hwrei 169834 # number of hwrei instructions executed 1586system.cpu0.kern.ipl_count::0 59752 40.24% 40.24% # number of times we switched to this ipl 1587system.cpu0.kern.ipl_count::21 131 0.09% 40.32% # number of times we switched to this ipl 1588system.cpu0.kern.ipl_count::22 1927 1.30% 41.62% # number of times we switched to this ipl 1589system.cpu0.kern.ipl_count::30 283 0.19% 41.81% # number of times we switched to this ipl 1590system.cpu0.kern.ipl_count::31 86412 58.19% 100.00% # number of times we switched to this ipl 1591system.cpu0.kern.ipl_count::total 148505 # number of times we switched to this ipl 1592system.cpu0.kern.ipl_good::0 58939 49.14% 49.14% # number of times we switched to this ipl from a different ipl 1593system.cpu0.kern.ipl_good::21 131 0.11% 49.25% # number of times we switched to this ipl from a different ipl 1594system.cpu0.kern.ipl_good::22 1927 1.61% 50.86% # number of times we switched to this ipl from a different ipl 1595system.cpu0.kern.ipl_good::30 283 0.24% 51.09% # number of times we switched to this ipl from a different ipl 1596system.cpu0.kern.ipl_good::31 58656 48.91% 100.00% # number of times we switched to this ipl from a different ipl 1597system.cpu0.kern.ipl_good::total 119936 # number of times we switched to this ipl from a different ipl 1598system.cpu0.kern.ipl_ticks::0 1864736682500 98.02% 98.02% # number of cycles we spent at this ipl 1599system.cpu0.kern.ipl_ticks::21 62604500 0.00% 98.03% # number of cycles we spent at this ipl 1600system.cpu0.kern.ipl_ticks::22 575436000 0.03% 98.06% # number of cycles we spent at this ipl 1601system.cpu0.kern.ipl_ticks::30 137989000 0.01% 98.06% # number of cycles we spent at this ipl 1602system.cpu0.kern.ipl_ticks::31 36850597000 1.94% 100.00% # number of cycles we spent at this ipl 1603system.cpu0.kern.ipl_ticks::total 1902363309000 # number of cycles we spent at this ipl 1604system.cpu0.kern.ipl_used::0 0.986394 # fraction of swpipl calls that actually changed the ipl 1605system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 1606system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 1607system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 1608system.cpu0.kern.ipl_used::31 0.678795 # fraction of swpipl calls that actually changed the ipl 1609system.cpu0.kern.ipl_used::total 0.807623 # fraction of swpipl calls that actually changed the ipl 1610system.cpu0.kern.syscall::2 7 3.93% 3.93% # number of syscalls executed 1611system.cpu0.kern.syscall::3 15 8.43% 12.36% # number of syscalls executed 1612system.cpu0.kern.syscall::4 4 2.25% 14.61% # number of syscalls executed 1613system.cpu0.kern.syscall::6 26 14.61% 29.21% # number of syscalls executed 1614system.cpu0.kern.syscall::12 1 0.56% 29.78% # number of syscalls executed 1615system.cpu0.kern.syscall::17 6 3.37% 33.15% # number of syscalls executed 1616system.cpu0.kern.syscall::19 7 3.93% 37.08% # number of syscalls executed 1617system.cpu0.kern.syscall::20 4 2.25% 39.33% # number of syscalls executed 1618system.cpu0.kern.syscall::23 1 0.56% 39.89% # number of syscalls executed 1619system.cpu0.kern.syscall::24 3 1.69% 41.57% # number of syscalls executed 1620system.cpu0.kern.syscall::33 6 3.37% 44.94% # number of syscalls executed 1621system.cpu0.kern.syscall::41 2 1.12% 46.07% # number of syscalls executed 1622system.cpu0.kern.syscall::45 29 16.29% 62.36% # number of syscalls executed 1623system.cpu0.kern.syscall::47 3 1.69% 64.04% # number of syscalls executed 1624system.cpu0.kern.syscall::48 8 4.49% 68.54% # number of syscalls executed 1625system.cpu0.kern.syscall::54 8 4.49% 73.03% # number of syscalls executed 1626system.cpu0.kern.syscall::59 6 3.37% 76.40% # number of syscalls executed 1627system.cpu0.kern.syscall::71 17 9.55% 85.96% # number of syscalls executed 1628system.cpu0.kern.syscall::73 3 1.69% 87.64% # number of syscalls executed 1629system.cpu0.kern.syscall::74 4 2.25% 89.89% # number of syscalls executed 1630system.cpu0.kern.syscall::87 1 0.56% 90.45% # number of syscalls executed 1631system.cpu0.kern.syscall::90 2 1.12% 91.57% # number of syscalls executed 1632system.cpu0.kern.syscall::92 7 3.93% 95.51% # number of syscalls executed 1633system.cpu0.kern.syscall::97 2 1.12% 96.63% # number of syscalls executed 1634system.cpu0.kern.syscall::98 2 1.12% 97.75% # number of syscalls executed 1635system.cpu0.kern.syscall::132 1 0.56% 98.31% # number of syscalls executed 1636system.cpu0.kern.syscall::144 1 0.56% 98.88% # number of syscalls executed 1637system.cpu0.kern.syscall::147 2 1.12% 100.00% # number of syscalls executed 1638system.cpu0.kern.syscall::total 178 # number of syscalls executed 1639system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 1640system.cpu0.kern.callpal::wripir 383 0.25% 0.25% # number of callpals executed 1641system.cpu0.kern.callpal::wrmces 1 0.00% 0.25% # number of callpals executed 1642system.cpu0.kern.callpal::wrfen 1 0.00% 0.25% # number of callpals executed 1643system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.25% # number of callpals executed 1644system.cpu0.kern.callpal::swpctx 3188 2.04% 2.29% # number of callpals executed 1645system.cpu0.kern.callpal::tbi 48 0.03% 2.32% # number of callpals executed 1646system.cpu0.kern.callpal::wrent 7 0.00% 2.32% # number of callpals executed 1647system.cpu0.kern.callpal::swpipl 141921 90.80% 93.12% # number of callpals executed 1648system.cpu0.kern.callpal::rdps 6055 3.87% 96.99% # number of callpals executed 1649system.cpu0.kern.callpal::wrkgp 1 0.00% 96.99% # number of callpals executed 1650system.cpu0.kern.callpal::wrusp 2 0.00% 96.99% # number of callpals executed 1651system.cpu0.kern.callpal::rdusp 8 0.01% 97.00% # number of callpals executed 1652system.cpu0.kern.callpal::whami 2 0.00% 97.00% # number of callpals executed 1653system.cpu0.kern.callpal::rti 4242 2.71% 99.71% # number of callpals executed 1654system.cpu0.kern.callpal::callsys 315 0.20% 99.92% # number of callpals executed 1655system.cpu0.kern.callpal::imb 132 0.08% 100.00% # number of callpals executed 1656system.cpu0.kern.callpal::total 156308 # number of callpals executed 1657system.cpu0.kern.mode_switch::kernel 6637 # number of protection mode switches 1658system.cpu0.kern.mode_switch::user 1098 # number of protection mode switches 1659system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches 1660system.cpu0.kern.mode_good::kernel 1098 1661system.cpu0.kern.mode_good::user 1098 1662system.cpu0.kern.mode_good::idle 0 1663system.cpu0.kern.mode_switch_good::kernel 0.165436 # fraction of useful protection mode switches 1664system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 1665system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches 1666system.cpu0.kern.mode_switch_good::total 0.283904 # fraction of useful protection mode switches 1667system.cpu0.kern.mode_ticks::kernel 1900423407500 99.92% 99.92% # number of ticks spent at the given mode 1668system.cpu0.kern.mode_ticks::user 1609733000 0.08% 100.00% # number of ticks spent at the given mode 1669system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode 1670system.cpu0.kern.swap_context 3189 # number of times the context was actually changed 1671system.cpu1.kern.inst.arm 0 # number of arm instructions executed 1672system.cpu1.kern.inst.quiesce 2560 # number of quiesce instructions executed 1673system.cpu1.kern.inst.hwrei 70963 # number of hwrei instructions executed 1674system.cpu1.kern.ipl_count::0 22970 38.17% 38.17% # number of times we switched to this ipl 1675system.cpu1.kern.ipl_count::22 1925 3.20% 41.37% # number of times we switched to this ipl 1676system.cpu1.kern.ipl_count::30 383 0.64% 42.01% # number of times we switched to this ipl 1677system.cpu1.kern.ipl_count::31 34900 57.99% 100.00% # number of times we switched to this ipl 1678system.cpu1.kern.ipl_count::total 60178 # number of times we switched to this ipl 1679system.cpu1.kern.ipl_good::0 22406 47.94% 47.94% # number of times we switched to this ipl from a different ipl 1680system.cpu1.kern.ipl_good::22 1925 4.12% 52.06% # number of times we switched to this ipl from a different ipl 1681system.cpu1.kern.ipl_good::30 383 0.82% 52.88% # number of times we switched to this ipl from a different ipl 1682system.cpu1.kern.ipl_good::31 22023 47.12% 100.00% # number of times we switched to this ipl from a different ipl 1683system.cpu1.kern.ipl_good::total 46737 # number of times we switched to this ipl from a different ipl 1684system.cpu1.kern.ipl_ticks::0 1874192202500 98.50% 98.50% # number of cycles we spent at this ipl 1685system.cpu1.kern.ipl_ticks::22 532510000 0.03% 98.53% # number of cycles we spent at this ipl 1686system.cpu1.kern.ipl_ticks::30 178162000 0.01% 98.54% # number of cycles we spent at this ipl 1687system.cpu1.kern.ipl_ticks::31 27779026000 1.46% 100.00% # number of cycles we spent at this ipl 1688system.cpu1.kern.ipl_ticks::total 1902681900500 # number of cycles we spent at this ipl 1689system.cpu1.kern.ipl_used::0 0.975446 # fraction of swpipl calls that actually changed the ipl 1690system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 1691system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 1692system.cpu1.kern.ipl_used::31 0.631032 # fraction of swpipl calls that actually changed the ipl 1693system.cpu1.kern.ipl_used::total 0.776646 # fraction of swpipl calls that actually changed the ipl 1694system.cpu1.kern.syscall::2 1 0.68% 0.68% # number of syscalls executed 1695system.cpu1.kern.syscall::3 15 10.14% 10.81% # number of syscalls executed 1696system.cpu1.kern.syscall::6 16 10.81% 21.62% # number of syscalls executed 1697system.cpu1.kern.syscall::15 1 0.68% 22.30% # number of syscalls executed 1698system.cpu1.kern.syscall::17 9 6.08% 28.38% # number of syscalls executed 1699system.cpu1.kern.syscall::19 3 2.03% 30.41% # number of syscalls executed 1700system.cpu1.kern.syscall::20 2 1.35% 31.76% # number of syscalls executed 1701system.cpu1.kern.syscall::23 3 2.03% 33.78% # number of syscalls executed 1702system.cpu1.kern.syscall::24 3 2.03% 35.81% # number of syscalls executed 1703system.cpu1.kern.syscall::33 5 3.38% 39.19% # number of syscalls executed 1704system.cpu1.kern.syscall::45 25 16.89% 56.08% # number of syscalls executed 1705system.cpu1.kern.syscall::47 3 2.03% 58.11% # number of syscalls executed 1706system.cpu1.kern.syscall::48 2 1.35% 59.46% # number of syscalls executed 1707system.cpu1.kern.syscall::54 2 1.35% 60.81% # number of syscalls executed 1708system.cpu1.kern.syscall::58 1 0.68% 61.49% # number of syscalls executed 1709system.cpu1.kern.syscall::59 1 0.68% 62.16% # number of syscalls executed 1710system.cpu1.kern.syscall::71 37 25.00% 87.16% # number of syscalls executed 1711system.cpu1.kern.syscall::74 12 8.11% 95.27% # number of syscalls executed 1712system.cpu1.kern.syscall::90 1 0.68% 95.95% # number of syscalls executed 1713system.cpu1.kern.syscall::92 2 1.35% 97.30% # number of syscalls executed 1714system.cpu1.kern.syscall::132 3 2.03% 99.32% # number of syscalls executed 1715system.cpu1.kern.syscall::144 1 0.68% 100.00% # number of syscalls executed 1716system.cpu1.kern.syscall::total 148 # number of syscalls executed 1717system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 1718system.cpu1.kern.callpal::wripir 283 0.45% 0.45% # number of callpals executed 1719system.cpu1.kern.callpal::wrmces 1 0.00% 0.45% # number of callpals executed 1720system.cpu1.kern.callpal::wrfen 1 0.00% 0.46% # number of callpals executed 1721system.cpu1.kern.callpal::swpctx 1593 2.54% 3.00% # number of callpals executed 1722system.cpu1.kern.callpal::tbi 5 0.01% 3.00% # number of callpals executed 1723system.cpu1.kern.callpal::wrent 7 0.01% 3.01% # number of callpals executed 1724system.cpu1.kern.callpal::swpipl 54358 86.66% 89.67% # number of callpals executed 1725system.cpu1.kern.callpal::rdps 2709 4.32% 93.99% # number of callpals executed 1726system.cpu1.kern.callpal::wrkgp 1 0.00% 93.99% # number of callpals executed 1727system.cpu1.kern.callpal::wrusp 5 0.01% 94.00% # number of callpals executed 1728system.cpu1.kern.callpal::rdusp 1 0.00% 94.00% # number of callpals executed 1729system.cpu1.kern.callpal::whami 3 0.00% 94.01% # number of callpals executed 1730system.cpu1.kern.callpal::rti 3511 5.60% 99.60% # number of callpals executed 1731system.cpu1.kern.callpal::callsys 200 0.32% 99.92% # number of callpals executed 1732system.cpu1.kern.callpal::imb 48 0.08% 100.00% # number of callpals executed 1733system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed 1734system.cpu1.kern.callpal::total 62728 # number of callpals executed 1735system.cpu1.kern.mode_switch::kernel 1948 # number of protection mode switches 1736system.cpu1.kern.mode_switch::user 639 # number of protection mode switches 1737system.cpu1.kern.mode_switch::idle 2607 # number of protection mode switches 1738system.cpu1.kern.mode_good::kernel 948 1739system.cpu1.kern.mode_good::user 639 1740system.cpu1.kern.mode_good::idle 309 1741system.cpu1.kern.mode_switch_good::kernel 0.486653 # fraction of useful protection mode switches 1742system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 1743system.cpu1.kern.mode_switch_good::idle 0.118527 # fraction of useful protection mode switches 1744system.cpu1.kern.mode_switch_good::total 0.365037 # fraction of useful protection mode switches 1745system.cpu1.kern.mode_ticks::kernel 6500961500 0.34% 0.34% # number of ticks spent at the given mode 1746system.cpu1.kern.mode_ticks::user 1047066000 0.06% 0.40% # number of ticks spent at the given mode 1747system.cpu1.kern.mode_ticks::idle 1895133865000 99.60% 100.00% # number of ticks spent at the given mode 1748system.cpu1.kern.swap_context 1594 # number of times the context was actually changed 1749 1750---------- End Simulation Statistics ---------- 1751