stats.txt revision 9490
15703SN/A 25703SN/A---------- Begin Simulation Statistics ---------- 39490Sandreas.hansson@arm.comsim_seconds 1.898811 # Number of seconds simulated 49490Sandreas.hansson@arm.comsim_ticks 1898811181000 # Number of ticks simulated 59490Sandreas.hansson@arm.comfinal_tick 1898811181000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 65703SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79490Sandreas.hansson@arm.comhost_inst_rate 163774 # Simulator instruction rate (inst/s) 89490Sandreas.hansson@arm.comhost_op_rate 163774 # Simulator op (including micro ops) rate (op/s) 99490Sandreas.hansson@arm.comhost_tick_rate 5540525376 # Simulator tick rate (ticks/s) 109490Sandreas.hansson@arm.comhost_mem_usage 339592 # Number of bytes of host memory used 119490Sandreas.hansson@arm.comhost_seconds 342.71 # Real time elapsed on the host 129490Sandreas.hansson@arm.comsim_insts 56127436 # Number of instructions simulated 139490Sandreas.hansson@arm.comsim_ops 56127436 # Number of ops (including micro ops) simulated 149490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.inst 739584 # Number of bytes read from this memory 159490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.data 24165760 # Number of bytes read from this memory 169490Sandreas.hansson@arm.comsystem.physmem.bytes_read::tsunami.ide 2650368 # Number of bytes read from this memory 179490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.inst 241984 # Number of bytes read from this memory 189490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.data 1058688 # Number of bytes read from this memory 199490Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 28856384 # Number of bytes read from this memory 209490Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 739584 # Number of instructions bytes read from this memory 219490Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 241984 # Number of instructions bytes read from this memory 229490Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 981568 # Number of instructions bytes read from this memory 239490Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 7824192 # Number of bytes written to this memory 249490Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 7824192 # Number of bytes written to this memory 259490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.inst 11556 # Number of read requests responded to by this memory 269490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.data 377590 # Number of read requests responded to by this memory 279490Sandreas.hansson@arm.comsystem.physmem.num_reads::tsunami.ide 41412 # Number of read requests responded to by this memory 289490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.inst 3781 # Number of read requests responded to by this memory 299490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.data 16542 # Number of read requests responded to by this memory 309490Sandreas.hansson@arm.comsystem.physmem.num_reads::total 450881 # Number of read requests responded to by this memory 319490Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 122253 # Number of write requests responded to by this memory 329490Sandreas.hansson@arm.comsystem.physmem.num_writes::total 122253 # Number of write requests responded to by this memory 339490Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.inst 389498 # Total read bandwidth from this memory (bytes/s) 349490Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.data 12726784 # Total read bandwidth from this memory (bytes/s) 359490Sandreas.hansson@arm.comsystem.physmem.bw_read::tsunami.ide 1395804 # Total read bandwidth from this memory (bytes/s) 369490Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.inst 127440 # Total read bandwidth from this memory (bytes/s) 379490Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.data 557553 # Total read bandwidth from this memory (bytes/s) 389490Sandreas.hansson@arm.comsystem.physmem.bw_read::total 15197079 # Total read bandwidth from this memory (bytes/s) 399490Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu0.inst 389498 # Instruction read bandwidth from this memory (bytes/s) 409490Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu1.inst 127440 # Instruction read bandwidth from this memory (bytes/s) 419490Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 516938 # Instruction read bandwidth from this memory (bytes/s) 429490Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 4120574 # Write bandwidth from this memory (bytes/s) 439490Sandreas.hansson@arm.comsystem.physmem.bw_write::total 4120574 # Write bandwidth from this memory (bytes/s) 449490Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 4120574 # Total bandwidth to/from this memory (bytes/s) 459490Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.inst 389498 # Total bandwidth to/from this memory (bytes/s) 469490Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.data 12726784 # Total bandwidth to/from this memory (bytes/s) 479490Sandreas.hansson@arm.comsystem.physmem.bw_total::tsunami.ide 1395804 # Total bandwidth to/from this memory (bytes/s) 489490Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.inst 127440 # Total bandwidth to/from this memory (bytes/s) 499490Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.data 557553 # Total bandwidth to/from this memory (bytes/s) 509490Sandreas.hansson@arm.comsystem.physmem.bw_total::total 19317653 # Total bandwidth to/from this memory (bytes/s) 519490Sandreas.hansson@arm.comsystem.physmem.readReqs 450881 # Total number of read requests seen 529490Sandreas.hansson@arm.comsystem.physmem.writeReqs 122253 # Total number of write requests seen 539490Sandreas.hansson@arm.comsystem.physmem.cpureqs 582476 # Reqs generatd by CPU via cache - shady 549490Sandreas.hansson@arm.comsystem.physmem.bytesRead 28856384 # Total number of bytes read from memory 559490Sandreas.hansson@arm.comsystem.physmem.bytesWritten 7824192 # Total number of bytes written to memory 569490Sandreas.hansson@arm.comsystem.physmem.bytesConsumedRd 28856384 # bytesRead derated as per pkt->getSize() 579490Sandreas.hansson@arm.comsystem.physmem.bytesConsumedWr 7824192 # bytesWritten derated as per pkt->getSize() 589490Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 66 # Number of read reqs serviced by write Q 599490Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWrite 3389 # Reqs where no action is needed 609490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::0 28644 # Track reads on a per bank basis 619490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::1 28625 # Track reads on a per bank basis 629490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::2 28393 # Track reads on a per bank basis 639490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::3 28250 # Track reads on a per bank basis 649490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::4 28253 # Track reads on a per bank basis 659490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::5 28243 # Track reads on a per bank basis 669490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::6 28343 # Track reads on a per bank basis 679490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::7 28155 # Track reads on a per bank basis 689490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::8 28192 # Track reads on a per bank basis 699490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::9 27999 # Track reads on a per bank basis 709490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::10 28056 # Track reads on a per bank basis 719490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::11 27883 # Track reads on a per bank basis 729490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::12 27988 # Track reads on a per bank basis 739490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::13 28022 # Track reads on a per bank basis 749490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::14 27871 # Track reads on a per bank basis 759490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::15 27898 # Track reads on a per bank basis 769490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::0 8087 # Track writes on a per bank basis 779490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::1 7991 # Track writes on a per bank basis 789490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::2 7846 # Track writes on a per bank basis 799490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::3 7763 # Track writes on a per bank basis 809490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::4 7721 # Track writes on a per bank basis 819490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::5 7658 # Track writes on a per bank basis 829490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::6 7765 # Track writes on a per bank basis 839490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::7 7698 # Track writes on a per bank basis 849490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::8 7705 # Track writes on a per bank basis 859490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::9 7559 # Track writes on a per bank basis 869490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::10 7625 # Track writes on a per bank basis 879490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::11 7394 # Track writes on a per bank basis 889490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::12 7457 # Track writes on a per bank basis 899490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::13 7400 # Track writes on a per bank basis 909490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::14 7239 # Track writes on a per bank basis 919490Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::15 7345 # Track writes on a per bank basis 929312Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 939490Sandreas.hansson@arm.comsystem.physmem.numWrRetry 1873 # Number of times wr buffer was full causing retry 949490Sandreas.hansson@arm.comsystem.physmem.totGap 1898811160000 # Total gap between requests 959312Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Categorize read packet sizes 969312Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Categorize read packet sizes 979312Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Categorize read packet sizes 989312Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Categorize read packet sizes 999312Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Categorize read packet sizes 1009312Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Categorize read packet sizes 1019490Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 450881 # Categorize read packet sizes 1029312Sandreas.hansson@arm.comsystem.physmem.readPktSize::7 0 # Categorize read packet sizes 1039312Sandreas.hansson@arm.comsystem.physmem.readPktSize::8 0 # Categorize read packet sizes 1049312Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # categorize write packet sizes 1059312Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # categorize write packet sizes 1069312Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # categorize write packet sizes 1079312Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # categorize write packet sizes 1089312Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # categorize write packet sizes 1099312Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # categorize write packet sizes 1109490Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 124126 # categorize write packet sizes 1119312Sandreas.hansson@arm.comsystem.physmem.writePktSize::7 0 # categorize write packet sizes 1129312Sandreas.hansson@arm.comsystem.physmem.writePktSize::8 0 # categorize write packet sizes 1139312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::0 0 # categorize neither packet sizes 1149312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::1 0 # categorize neither packet sizes 1159312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::2 0 # categorize neither packet sizes 1169312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::3 0 # categorize neither packet sizes 1179312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::4 0 # categorize neither packet sizes 1189312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::5 0 # categorize neither packet sizes 1199490Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::6 3389 # categorize neither packet sizes 1209312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::7 0 # categorize neither packet sizes 1219312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::8 0 # categorize neither packet sizes 1229490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 320280 # What read queue length does an incoming req see 1239490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 59619 # What read queue length does an incoming req see 1249490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 33102 # What read queue length does an incoming req see 1259490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 7745 # What read queue length does an incoming req see 1269490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 3181 # What read queue length does an incoming req see 1279490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 2959 # What read queue length does an incoming req see 1289490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 2701 # What read queue length does an incoming req see 1299490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 2699 # What read queue length does an incoming req see 1309490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 2644 # What read queue length does an incoming req see 1319490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 2576 # What read queue length does an incoming req see 1329490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 1519 # What read queue length does an incoming req see 1339490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 1446 # What read queue length does an incoming req see 1349490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 1411 # What read queue length does an incoming req see 1359490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 1353 # What read queue length does an incoming req see 1369490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 1373 # What read queue length does an incoming req see 1379490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 1404 # What read queue length does an incoming req see 1389490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 1608 # What read queue length does an incoming req see 1399490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 1496 # What read queue length does an incoming req see 1409490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 924 # What read queue length does an incoming req see 1419490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 760 # What read queue length does an incoming req see 1429459Ssaidi@eecs.umich.edusystem.physmem.rdQLenPdf::20 12 # What read queue length does an incoming req see 1439490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see 1449490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1459490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1529312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1539312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1549312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see 1559490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 3158 # What write queue length does an incoming req see 1569490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 3856 # What write queue length does an incoming req see 1579490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 4395 # What write queue length does an incoming req see 1589490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 4447 # What write queue length does an incoming req see 1599490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 4954 # What write queue length does an incoming req see 1609490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 5293 # What write queue length does an incoming req see 1619490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 5299 # What write queue length does an incoming req see 1629490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 5301 # What write queue length does an incoming req see 1639490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 5303 # What write queue length does an incoming req see 1649490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 5315 # What write queue length does an incoming req see 1659490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 5315 # What write queue length does an incoming req see 1669490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 5315 # What write queue length does an incoming req see 1679490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 5315 # What write queue length does an incoming req see 1689490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 5315 # What write queue length does an incoming req see 1699490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 5315 # What write queue length does an incoming req see 1709490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 5315 # What write queue length does an incoming req see 1719490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 5315 # What write queue length does an incoming req see 1729490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 5315 # What write queue length does an incoming req see 1739490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 5315 # What write queue length does an incoming req see 1749490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 5315 # What write queue length does an incoming req see 1759490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 5315 # What write queue length does an incoming req see 1769490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 5315 # What write queue length does an incoming req see 1779490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 5315 # What write queue length does an incoming req see 1789490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 2158 # What write queue length does an incoming req see 1799490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 1460 # What write queue length does an incoming req see 1809490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 921 # What write queue length does an incoming req see 1819490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 869 # What write queue length does an incoming req see 1829490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 362 # What write queue length does an incoming req see 1839490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 23 # What write queue length does an incoming req see 1849490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 17 # What write queue length does an incoming req see 1859490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 15 # What write queue length does an incoming req see 1869490Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 12 # What write queue length does an incoming req see 1879312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 1889490Sandreas.hansson@arm.comsystem.physmem.totQLat 8261632913 # Total cycles spent in queuing delays 1899490Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 16092226663 # Sum of mem lat for all requests 1909490Sandreas.hansson@arm.comsystem.physmem.totBusLat 2254075000 # Total cycles spent in databus access 1919490Sandreas.hansson@arm.comsystem.physmem.totBankLat 5576518750 # Total cycles spent in bank access 1929490Sandreas.hansson@arm.comsystem.physmem.avgQLat 18325.99 # Average queueing delay per request 1939490Sandreas.hansson@arm.comsystem.physmem.avgBankLat 12369.86 # Average bank access latency per request 1949490Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per request 1959490Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 35695.85 # Average memory access latency 1969490Sandreas.hansson@arm.comsystem.physmem.avgRdBW 15.20 # Average achieved read bandwidth in MB/s 1979490Sandreas.hansson@arm.comsystem.physmem.avgWrBW 4.12 # Average achieved write bandwidth in MB/s 1989490Sandreas.hansson@arm.comsystem.physmem.avgConsumedRdBW 15.20 # Average consumed read bandwidth in MB/s 1999490Sandreas.hansson@arm.comsystem.physmem.avgConsumedWrBW 4.12 # Average consumed write bandwidth in MB/s 2009490Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 2019490Sandreas.hansson@arm.comsystem.physmem.busUtil 0.15 # Data bus utilization in percentage 2029312Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.01 # Average read queue length over time 2039490Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 8.51 # Average write queue length over time 2049490Sandreas.hansson@arm.comsystem.physmem.readRowHits 422765 # Number of row buffer hits during reads 2059490Sandreas.hansson@arm.comsystem.physmem.writeRowHits 93696 # Number of row buffer hits during writes 2069490Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 93.78 # Row buffer hit rate for reads 2079490Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 76.64 # Row buffer hit rate for writes 2089490Sandreas.hansson@arm.comsystem.physmem.avgGap 3313031.79 # Average gap between requests 2099490Sandreas.hansson@arm.comsystem.l2c.replacements 343964 # number of replacements 2109490Sandreas.hansson@arm.comsystem.l2c.tagsinuse 65331.328526 # Cycle average of tags in use 2119490Sandreas.hansson@arm.comsystem.l2c.total_refs 2620978 # Total number of references to valid blocks. 2129490Sandreas.hansson@arm.comsystem.l2c.sampled_refs 408975 # Sample count of references to valid blocks. 2139490Sandreas.hansson@arm.comsystem.l2c.avg_refs 6.408651 # Average number of references to valid blocks. 2149490Sandreas.hansson@arm.comsystem.l2c.warmup_cycle 5576145752 # Cycle when the warmup percentage was hit. 2159490Sandreas.hansson@arm.comsystem.l2c.occ_blocks::writebacks 53755.791166 # Average occupied blocks per requestor 2169490Sandreas.hansson@arm.comsystem.l2c.occ_blocks::cpu0.inst 4185.940391 # Average occupied blocks per requestor 2179490Sandreas.hansson@arm.comsystem.l2c.occ_blocks::cpu0.data 5467.030556 # Average occupied blocks per requestor 2189490Sandreas.hansson@arm.comsystem.l2c.occ_blocks::cpu1.inst 1355.812299 # Average occupied blocks per requestor 2199490Sandreas.hansson@arm.comsystem.l2c.occ_blocks::cpu1.data 566.754114 # Average occupied blocks per requestor 2209490Sandreas.hansson@arm.comsystem.l2c.occ_percent::writebacks 0.820248 # Average percentage of cache occupancy 2219490Sandreas.hansson@arm.comsystem.l2c.occ_percent::cpu0.inst 0.063872 # Average percentage of cache occupancy 2229490Sandreas.hansson@arm.comsystem.l2c.occ_percent::cpu0.data 0.083420 # Average percentage of cache occupancy 2239490Sandreas.hansson@arm.comsystem.l2c.occ_percent::cpu1.inst 0.020688 # Average percentage of cache occupancy 2249490Sandreas.hansson@arm.comsystem.l2c.occ_percent::cpu1.data 0.008648 # Average percentage of cache occupancy 2259490Sandreas.hansson@arm.comsystem.l2c.occ_percent::total 0.996877 # Average percentage of cache occupancy 2269490Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.inst 717909 # number of ReadReq hits 2279490Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.data 533580 # number of ReadReq hits 2289490Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.inst 356656 # number of ReadReq hits 2299490Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.data 291510 # number of ReadReq hits 2309490Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::total 1899655 # number of ReadReq hits 2319490Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::writebacks 844133 # number of Writeback hits 2329490Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::total 844133 # number of Writeback hits 2339490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 124 # number of UpgradeReq hits 2349490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 89 # number of UpgradeReq hits 2359490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::total 213 # number of UpgradeReq hits 2369490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 33 # number of SCUpgradeReq hits 2379490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 33 # number of SCUpgradeReq hits 2389490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::total 66 # number of SCUpgradeReq hits 2399490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 138119 # number of ReadExReq hits 2409490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 53788 # number of ReadExReq hits 2419490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::total 191907 # number of ReadExReq hits 2429490Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.inst 717909 # number of demand (read+write) hits 2439490Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.data 671699 # number of demand (read+write) hits 2449490Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.inst 356656 # number of demand (read+write) hits 2459490Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.data 345298 # number of demand (read+write) hits 2469490Sandreas.hansson@arm.comsystem.l2c.demand_hits::total 2091562 # number of demand (read+write) hits 2479490Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.inst 717909 # number of overall hits 2489490Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.data 671699 # number of overall hits 2499490Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.inst 356656 # number of overall hits 2509490Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.data 345298 # number of overall hits 2519490Sandreas.hansson@arm.comsystem.l2c.overall_hits::total 2091562 # number of overall hits 2529490Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.inst 11558 # number of ReadReq misses 2539490Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.data 272086 # number of ReadReq misses 2549490Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.inst 3797 # number of ReadReq misses 2559490Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.data 1924 # number of ReadReq misses 2569490Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::total 289365 # number of ReadReq misses 2579490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 2537 # number of UpgradeReq misses 2589490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 537 # number of UpgradeReq misses 2599490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::total 3074 # number of UpgradeReq misses 2609490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 59 # number of SCUpgradeReq misses 2619490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 99 # number of SCUpgradeReq misses 2629490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::total 158 # number of SCUpgradeReq misses 2639490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 105872 # number of ReadExReq misses 2649490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 14967 # number of ReadExReq misses 2659490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::total 120839 # number of ReadExReq misses 2669490Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.inst 11558 # number of demand (read+write) misses 2679490Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.data 377958 # number of demand (read+write) misses 2689490Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.inst 3797 # number of demand (read+write) misses 2699490Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.data 16891 # number of demand (read+write) misses 2709490Sandreas.hansson@arm.comsystem.l2c.demand_misses::total 410204 # number of demand (read+write) misses 2719490Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.inst 11558 # number of overall misses 2729490Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.data 377958 # number of overall misses 2739490Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.inst 3797 # number of overall misses 2749490Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.data 16891 # number of overall misses 2759490Sandreas.hansson@arm.comsystem.l2c.overall_misses::total 410204 # number of overall misses 2769490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.inst 785741000 # number of ReadReq miss cycles 2779490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.data 12284482500 # number of ReadReq miss cycles 2789490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.inst 291007000 # number of ReadReq miss cycles 2799490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.data 130325998 # number of ReadReq miss cycles 2809490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::total 13491556498 # number of ReadReq miss cycles 2819490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 572500 # number of UpgradeReq miss cycles 2829490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 1115999 # number of UpgradeReq miss cycles 2839490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::total 1688499 # number of UpgradeReq miss cycles 2849490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 252000 # number of SCUpgradeReq miss cycles 2859490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 68000 # number of SCUpgradeReq miss cycles 2869490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 320000 # number of SCUpgradeReq miss cycles 2879490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 6919340499 # number of ReadExReq miss cycles 2889490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 1319798500 # number of ReadExReq miss cycles 2899490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::total 8239138999 # number of ReadExReq miss cycles 2909490Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 785741000 # number of demand (read+write) miss cycles 2919490Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.data 19203822999 # number of demand (read+write) miss cycles 2929490Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 291007000 # number of demand (read+write) miss cycles 2939490Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.data 1450124498 # number of demand (read+write) miss cycles 2949490Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::total 21730695497 # number of demand (read+write) miss cycles 2959490Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 785741000 # number of overall miss cycles 2969490Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.data 19203822999 # number of overall miss cycles 2979490Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 291007000 # number of overall miss cycles 2989490Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.data 1450124498 # number of overall miss cycles 2999490Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::total 21730695497 # number of overall miss cycles 3009490Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.inst 729467 # number of ReadReq accesses(hits+misses) 3019490Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.data 805666 # number of ReadReq accesses(hits+misses) 3029490Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.inst 360453 # number of ReadReq accesses(hits+misses) 3039490Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.data 293434 # number of ReadReq accesses(hits+misses) 3049490Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::total 2189020 # number of ReadReq accesses(hits+misses) 3059490Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::writebacks 844133 # number of Writeback accesses(hits+misses) 3069490Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::total 844133 # number of Writeback accesses(hits+misses) 3079490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 2661 # number of UpgradeReq accesses(hits+misses) 3089490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 626 # number of UpgradeReq accesses(hits+misses) 3099490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::total 3287 # number of UpgradeReq accesses(hits+misses) 3109490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 92 # number of SCUpgradeReq accesses(hits+misses) 3119490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 132 # number of SCUpgradeReq accesses(hits+misses) 3129490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::total 224 # number of SCUpgradeReq accesses(hits+misses) 3139490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 243991 # number of ReadExReq accesses(hits+misses) 3149490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 68755 # number of ReadExReq accesses(hits+misses) 3159490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::total 312746 # number of ReadExReq accesses(hits+misses) 3169490Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.inst 729467 # number of demand (read+write) accesses 3179490Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.data 1049657 # number of demand (read+write) accesses 3189490Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.inst 360453 # number of demand (read+write) accesses 3199490Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.data 362189 # number of demand (read+write) accesses 3209490Sandreas.hansson@arm.comsystem.l2c.demand_accesses::total 2501766 # number of demand (read+write) accesses 3219490Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.inst 729467 # number of overall (read+write) accesses 3229490Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.data 1049657 # number of overall (read+write) accesses 3239490Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.inst 360453 # number of overall (read+write) accesses 3249490Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.data 362189 # number of overall (read+write) accesses 3259490Sandreas.hansson@arm.comsystem.l2c.overall_accesses::total 2501766 # number of overall (read+write) accesses 3269490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.inst 0.015844 # miss rate for ReadReq accesses 3279490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.data 0.337716 # miss rate for ReadReq accesses 3289490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.inst 0.010534 # miss rate for ReadReq accesses 3299490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.data 0.006557 # miss rate for ReadReq accesses 3309490Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::total 0.132189 # miss rate for ReadReq accesses 3319490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.953401 # miss rate for UpgradeReq accesses 3329490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.857827 # miss rate for UpgradeReq accesses 3339490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.935199 # miss rate for UpgradeReq accesses 3349490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.641304 # miss rate for SCUpgradeReq accesses 3359490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.750000 # miss rate for SCUpgradeReq accesses 3369490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.705357 # miss rate for SCUpgradeReq accesses 3379490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.433918 # miss rate for ReadExReq accesses 3389490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.217686 # miss rate for ReadExReq accesses 3399490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.386381 # miss rate for ReadExReq accesses 3409490Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.015844 # miss rate for demand accesses 3419490Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.360078 # miss rate for demand accesses 3429490Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.010534 # miss rate for demand accesses 3439490Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.046636 # miss rate for demand accesses 3449490Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::total 0.163966 # miss rate for demand accesses 3459490Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.015844 # miss rate for overall accesses 3469490Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.360078 # miss rate for overall accesses 3479490Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.010534 # miss rate for overall accesses 3489490Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.046636 # miss rate for overall accesses 3499490Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::total 0.163966 # miss rate for overall accesses 3509490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.inst 67982.436408 # average ReadReq miss latency 3519490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.data 45149.263468 # average ReadReq miss latency 3529490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.inst 76641.295760 # average ReadReq miss latency 3539490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.data 67737.005198 # average ReadReq miss latency 3549490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::total 46624.700631 # average ReadReq miss latency 3559490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 225.660229 # average UpgradeReq miss latency 3569490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2078.210428 # average UpgradeReq miss latency 3579490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 549.283995 # average UpgradeReq miss latency 3589490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 4271.186441 # average SCUpgradeReq miss latency 3599490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 686.868687 # average SCUpgradeReq miss latency 3609490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 2025.316456 # average SCUpgradeReq miss latency 3619490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 65355.717272 # average ReadExReq miss latency 3629490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 88180.563907 # average ReadExReq miss latency 3639490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 68182.780385 # average ReadExReq miss latency 3649490Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 67982.436408 # average overall miss latency 3659490Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 50809.410038 # average overall miss latency 3669490Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 76641.295760 # average overall miss latency 3679490Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 85851.903262 # average overall miss latency 3689490Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::total 52975.337873 # average overall miss latency 3699490Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 67982.436408 # average overall miss latency 3709490Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 50809.410038 # average overall miss latency 3719490Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 76641.295760 # average overall miss latency 3729490Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 85851.903262 # average overall miss latency 3739490Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::total 52975.337873 # average overall miss latency 3748464SN/Asystem.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 3758464SN/Asystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 3768464SN/Asystem.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 3778464SN/Asystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 3788983Snate@binkert.orgsystem.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 3798983Snate@binkert.orgsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 3808464SN/Asystem.l2c.fast_writes 0 # number of fast writes performed 3818464SN/Asystem.l2c.cache_copies 0 # number of cache copies performed 3829490Sandreas.hansson@arm.comsystem.l2c.writebacks::writebacks 80731 # number of writebacks 3839490Sandreas.hansson@arm.comsystem.l2c.writebacks::total 80731 # number of writebacks 3848844SAli.Saidi@ARM.comsystem.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits 3859348SAli.Saidi@ARM.comsystem.l2c.ReadReq_mshr_hits::cpu1.inst 16 # number of ReadReq MSHR hits 3869348SAli.Saidi@ARM.comsystem.l2c.ReadReq_mshr_hits::cpu1.data 1 # number of ReadReq MSHR hits 3878835SAli.Saidi@ARM.comsystem.l2c.ReadReq_mshr_hits::total 18 # number of ReadReq MSHR hits 3888844SAli.Saidi@ARM.comsystem.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits 3899348SAli.Saidi@ARM.comsystem.l2c.demand_mshr_hits::cpu1.inst 16 # number of demand (read+write) MSHR hits 3909348SAli.Saidi@ARM.comsystem.l2c.demand_mshr_hits::cpu1.data 1 # number of demand (read+write) MSHR hits 3918835SAli.Saidi@ARM.comsystem.l2c.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits 3928844SAli.Saidi@ARM.comsystem.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits 3939348SAli.Saidi@ARM.comsystem.l2c.overall_mshr_hits::cpu1.inst 16 # number of overall MSHR hits 3949348SAli.Saidi@ARM.comsystem.l2c.overall_mshr_hits::cpu1.data 1 # number of overall MSHR hits 3958835SAli.Saidi@ARM.comsystem.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits 3969490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.inst 11557 # number of ReadReq MSHR misses 3979490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.data 272086 # number of ReadReq MSHR misses 3989490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.inst 3781 # number of ReadReq MSHR misses 3999490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.data 1923 # number of ReadReq MSHR misses 4009490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::total 289347 # number of ReadReq MSHR misses 4019490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 2537 # number of UpgradeReq MSHR misses 4029490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 537 # number of UpgradeReq MSHR misses 4039490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 3074 # number of UpgradeReq MSHR misses 4049490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 59 # number of SCUpgradeReq MSHR misses 4059490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 99 # number of SCUpgradeReq MSHR misses 4069490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 158 # number of SCUpgradeReq MSHR misses 4079490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 105872 # number of ReadExReq MSHR misses 4089490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 14967 # number of ReadExReq MSHR misses 4099490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::total 120839 # number of ReadExReq MSHR misses 4109490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 11557 # number of demand (read+write) MSHR misses 4119490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 377958 # number of demand (read+write) MSHR misses 4129490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 3781 # number of demand (read+write) MSHR misses 4139490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 16890 # number of demand (read+write) MSHR misses 4149490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::total 410186 # number of demand (read+write) MSHR misses 4159490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 11557 # number of overall MSHR misses 4169490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 377958 # number of overall MSHR misses 4179490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 3781 # number of overall MSHR misses 4189490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 16890 # number of overall MSHR misses 4199490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::total 410186 # number of overall MSHR misses 4209490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.inst 641619734 # number of ReadReq MSHR miss cycles 4219490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.data 8951011686 # number of ReadReq MSHR miss cycles 4229490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.inst 243130799 # number of ReadReq MSHR miss cycles 4239490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.data 134913103 # number of ReadReq MSHR miss cycles 4249490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::total 9970675322 # number of ReadReq MSHR miss cycles 4259490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 25435503 # number of UpgradeReq MSHR miss cycles 4269490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 5378029 # number of UpgradeReq MSHR miss cycles 4279490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 30813532 # number of UpgradeReq MSHR miss cycles 4289490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 621055 # number of SCUpgradeReq MSHR miss cycles 4299490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 1001098 # number of SCUpgradeReq MSHR miss cycles 4309490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 1622153 # number of SCUpgradeReq MSHR miss cycles 4319490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5629376132 # number of ReadExReq MSHR miss cycles 4329490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1136913783 # number of ReadExReq MSHR miss cycles 4339490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 6766289915 # number of ReadExReq MSHR miss cycles 4349490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 641619734 # number of demand (read+write) MSHR miss cycles 4359490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 14580387818 # number of demand (read+write) MSHR miss cycles 4369490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 243130799 # number of demand (read+write) MSHR miss cycles 4379490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 1271826886 # number of demand (read+write) MSHR miss cycles 4389490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::total 16736965237 # number of demand (read+write) MSHR miss cycles 4399490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 641619734 # number of overall MSHR miss cycles 4409490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 14580387818 # number of overall MSHR miss cycles 4419490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 243130799 # number of overall MSHR miss cycles 4429490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 1271826886 # number of overall MSHR miss cycles 4439490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::total 16736965237 # number of overall MSHR miss cycles 4449490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 929565000 # number of ReadReq MSHR uncacheable cycles 4459490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 460091000 # number of ReadReq MSHR uncacheable cycles 4469490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 1389656000 # number of ReadReq MSHR uncacheable cycles 4479490Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1573030500 # number of WriteReq MSHR uncacheable cycles 4489490Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 890243000 # number of WriteReq MSHR uncacheable cycles 4499490Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::total 2463273500 # number of WriteReq MSHR uncacheable cycles 4509490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 2502595500 # number of overall MSHR uncacheable cycles 4519490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 1350334000 # number of overall MSHR uncacheable cycles 4529490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 3852929500 # number of overall MSHR uncacheable cycles 4539490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015843 # mshr miss rate for ReadReq accesses 4549490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.337716 # mshr miss rate for ReadReq accesses 4559490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010490 # mshr miss rate for ReadReq accesses 4569490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.006553 # mshr miss rate for ReadReq accesses 4579490Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::total 0.132181 # mshr miss rate for ReadReq accesses 4589490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.953401 # mshr miss rate for UpgradeReq accesses 4599490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.857827 # mshr miss rate for UpgradeReq accesses 4609490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.935199 # mshr miss rate for UpgradeReq accesses 4619490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.641304 # mshr miss rate for SCUpgradeReq accesses 4629490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.750000 # mshr miss rate for SCUpgradeReq accesses 4639490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.705357 # mshr miss rate for SCUpgradeReq accesses 4649490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.433918 # mshr miss rate for ReadExReq accesses 4659490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.217686 # mshr miss rate for ReadExReq accesses 4669490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.386381 # mshr miss rate for ReadExReq accesses 4679490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.015843 # mshr miss rate for demand accesses 4689490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.360078 # mshr miss rate for demand accesses 4699490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.010490 # mshr miss rate for demand accesses 4709490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.046633 # mshr miss rate for demand accesses 4719490Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.163959 # mshr miss rate for demand accesses 4729490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.015843 # mshr miss rate for overall accesses 4739490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.360078 # mshr miss rate for overall accesses 4749490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.010490 # mshr miss rate for overall accesses 4759490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.046633 # mshr miss rate for overall accesses 4769490Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.163959 # mshr miss rate for overall accesses 4779490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 55517.844942 # average ReadReq mshr miss latency 4789490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 32897.729710 # average ReadReq mshr miss latency 4799490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 64303.305739 # average ReadReq mshr miss latency 4809490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 70157.619865 # average ReadReq mshr miss latency 4819490Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::total 34459.231725 # average ReadReq mshr miss latency 4829490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10025.819078 # average UpgradeReq mshr miss latency 4839490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10014.951583 # average UpgradeReq mshr miss latency 4849490Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 10023.920625 # average UpgradeReq mshr miss latency 4859490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10526.355932 # average SCUpgradeReq mshr miss latency 4869490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10112.101010 # average SCUpgradeReq mshr miss latency 4879490Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10266.791139 # average SCUpgradeReq mshr miss latency 4889490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 53171.529130 # average ReadExReq mshr miss latency 4899490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 75961.367208 # average ReadExReq mshr miss latency 4909490Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 55994.256118 # average ReadExReq mshr miss latency 4919490Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 55517.844942 # average overall mshr miss latency 4929490Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 38576.740850 # average overall mshr miss latency 4939490Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 64303.305739 # average overall mshr miss latency 4949490Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 75300.585317 # average overall mshr miss latency 4959490Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 40803.355641 # average overall mshr miss latency 4969490Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 55517.844942 # average overall mshr miss latency 4979490Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 38576.740850 # average overall mshr miss latency 4989490Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 64303.305739 # average overall mshr miss latency 4999490Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 75300.585317 # average overall mshr miss latency 5009490Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 40803.355641 # average overall mshr miss latency 5018835SAli.Saidi@ARM.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 5028835SAli.Saidi@ARM.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 5039055Ssaidi@eecs.umich.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 5048835SAli.Saidi@ARM.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 5058835SAli.Saidi@ARM.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 5069055Ssaidi@eecs.umich.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 5078835SAli.Saidi@ARM.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 5088835SAli.Saidi@ARM.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 5099055Ssaidi@eecs.umich.edusystem.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 5108464SN/Asystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 5119490Sandreas.hansson@arm.comsystem.iocache.replacements 41698 # number of replacements 5129490Sandreas.hansson@arm.comsystem.iocache.tagsinuse 0.398700 # Cycle average of tags in use 5138464SN/Asystem.iocache.total_refs 0 # Total number of references to valid blocks. 5149490Sandreas.hansson@arm.comsystem.iocache.sampled_refs 41714 # Sample count of references to valid blocks. 5158464SN/Asystem.iocache.avg_refs 0 # Average number of references to valid blocks. 5169490Sandreas.hansson@arm.comsystem.iocache.warmup_cycle 1706437655000 # Cycle when the warmup percentage was hit. 5179490Sandreas.hansson@arm.comsystem.iocache.occ_blocks::tsunami.ide 0.398700 # Average occupied blocks per requestor 5189490Sandreas.hansson@arm.comsystem.iocache.occ_percent::tsunami.ide 0.024919 # Average percentage of cache occupancy 5199490Sandreas.hansson@arm.comsystem.iocache.occ_percent::total 0.024919 # Average percentage of cache occupancy 5209490Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::tsunami.ide 176 # number of ReadReq misses 5219490Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::total 176 # number of ReadReq misses 5228835SAli.Saidi@ARM.comsystem.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses 5238464SN/Asystem.iocache.WriteReq_misses::total 41552 # number of WriteReq misses 5249490Sandreas.hansson@arm.comsystem.iocache.demand_misses::tsunami.ide 41728 # number of demand (read+write) misses 5259490Sandreas.hansson@arm.comsystem.iocache.demand_misses::total 41728 # number of demand (read+write) misses 5269490Sandreas.hansson@arm.comsystem.iocache.overall_misses::tsunami.ide 41728 # number of overall misses 5279490Sandreas.hansson@arm.comsystem.iocache.overall_misses::total 41728 # number of overall misses 5289490Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::tsunami.ide 21267998 # number of ReadReq miss cycles 5299490Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::total 21267998 # number of ReadReq miss cycles 5309490Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::tsunami.ide 10658856806 # number of WriteReq miss cycles 5319490Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 10658856806 # number of WriteReq miss cycles 5329490Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::tsunami.ide 10680124804 # number of demand (read+write) miss cycles 5339490Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::total 10680124804 # number of demand (read+write) miss cycles 5349490Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::tsunami.ide 10680124804 # number of overall miss cycles 5359490Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::total 10680124804 # number of overall miss cycles 5369490Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::tsunami.ide 176 # number of ReadReq accesses(hits+misses) 5379490Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::total 176 # number of ReadReq accesses(hits+misses) 5388835SAli.Saidi@ARM.comsystem.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) 5398464SN/Asystem.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) 5409490Sandreas.hansson@arm.comsystem.iocache.demand_accesses::tsunami.ide 41728 # number of demand (read+write) accesses 5419490Sandreas.hansson@arm.comsystem.iocache.demand_accesses::total 41728 # number of demand (read+write) accesses 5429490Sandreas.hansson@arm.comsystem.iocache.overall_accesses::tsunami.ide 41728 # number of overall (read+write) accesses 5439490Sandreas.hansson@arm.comsystem.iocache.overall_accesses::total 41728 # number of overall (read+write) accesses 5448835SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 5459055Ssaidi@eecs.umich.edusystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 5468835SAli.Saidi@ARM.comsystem.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses 5479055Ssaidi@eecs.umich.edusystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 5488835SAli.Saidi@ARM.comsystem.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 5499055Ssaidi@eecs.umich.edusystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 5508835SAli.Saidi@ARM.comsystem.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 5519055Ssaidi@eecs.umich.edusystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 5529490Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::tsunami.ide 120840.897727 # average ReadReq miss latency 5539490Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 120840.897727 # average ReadReq miss latency 5549490Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::tsunami.ide 256518.502262 # average WriteReq miss latency 5559490Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 256518.502262 # average WriteReq miss latency 5569490Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::tsunami.ide 255946.242427 # average overall miss latency 5579490Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::total 255946.242427 # average overall miss latency 5589490Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::tsunami.ide 255946.242427 # average overall miss latency 5599490Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::total 255946.242427 # average overall miss latency 5609490Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_mshrs 284980 # number of cycles access was blocked 5618464SN/Asystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5629490Sandreas.hansson@arm.comsystem.iocache.blocked::no_mshrs 27128 # number of cycles access was blocked 5638464SN/Asystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 5649490Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 10.505013 # average number of cycles each access was blocked 5658983Snate@binkert.orgsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 5668464SN/Asystem.iocache.fast_writes 0 # number of fast writes performed 5678464SN/Asystem.iocache.cache_copies 0 # number of cache copies performed 5689490Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 41522 # number of writebacks 5699490Sandreas.hansson@arm.comsystem.iocache.writebacks::total 41522 # number of writebacks 5709490Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::tsunami.ide 176 # number of ReadReq MSHR misses 5719490Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::total 176 # number of ReadReq MSHR misses 5728835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses 5738835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses 5749490Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::tsunami.ide 41728 # number of demand (read+write) MSHR misses 5759490Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::total 41728 # number of demand (read+write) MSHR misses 5769490Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::tsunami.ide 41728 # number of overall MSHR misses 5779490Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::total 41728 # number of overall MSHR misses 5789490Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12115250 # number of ReadReq MSHR miss cycles 5799490Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 12115250 # number of ReadReq MSHR miss cycles 5809490Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8496857845 # number of WriteReq MSHR miss cycles 5819490Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 8496857845 # number of WriteReq MSHR miss cycles 5829490Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::tsunami.ide 8508973095 # number of demand (read+write) MSHR miss cycles 5839490Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::total 8508973095 # number of demand (read+write) MSHR miss cycles 5849490Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::tsunami.ide 8508973095 # number of overall MSHR miss cycles 5859490Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::total 8508973095 # number of overall MSHR miss cycles 5868835SAli.Saidi@ARM.comsystem.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 5879055Ssaidi@eecs.umich.edusystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 5888835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses 5899055Ssaidi@eecs.umich.edusystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 5908835SAli.Saidi@ARM.comsystem.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 5919055Ssaidi@eecs.umich.edusystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 5928835SAli.Saidi@ARM.comsystem.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 5939055Ssaidi@eecs.umich.edusystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 5949490Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68836.647727 # average ReadReq mshr miss latency 5959490Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 68836.647727 # average ReadReq mshr miss latency 5969490Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204487.337433 # average WriteReq mshr miss latency 5979490Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 204487.337433 # average WriteReq mshr miss latency 5989490Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203915.191119 # average overall mshr miss latency 5999490Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 203915.191119 # average overall mshr miss latency 6009490Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203915.191119 # average overall mshr miss latency 6019490Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 203915.191119 # average overall mshr miss latency 6028464SN/Asystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 6038464SN/Asystem.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 6048464SN/Asystem.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 6058464SN/Asystem.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 6068464SN/Asystem.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 6078464SN/Asystem.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 6088464SN/Asystem.disk0.dma_write_txs 395 # Number of DMA write transactions. 6098464SN/Asystem.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 6108464SN/Asystem.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 6118464SN/Asystem.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 6128464SN/Asystem.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 6138464SN/Asystem.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 6148464SN/Asystem.disk2.dma_write_txs 1 # Number of DMA write transactions. 6159490Sandreas.hansson@arm.comsystem.cpu0.branchPred.lookups 10581841 # Number of BP lookups 6169490Sandreas.hansson@arm.comsystem.cpu0.branchPred.condPredicted 8959361 # Number of conditional branches predicted 6179490Sandreas.hansson@arm.comsystem.cpu0.branchPred.condIncorrect 281985 # Number of conditional branches incorrect 6189490Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBLookups 7046138 # Number of BTB lookups 6199490Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHits 4567974 # Number of BTB hits 6209481Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 6219490Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHitPct 64.829471 # BTB Hit Percentage 6229490Sandreas.hansson@arm.comsystem.cpu0.branchPred.usedRAS 656046 # Number of times the RAS was used to get a target. 6239490Sandreas.hansson@arm.comsystem.cpu0.branchPred.RASInCorrect 29257 # Number of incorrect RAS predictions. 6248464SN/Asystem.cpu0.dtb.fetch_hits 0 # ITB hits 6258464SN/Asystem.cpu0.dtb.fetch_misses 0 # ITB misses 6268464SN/Asystem.cpu0.dtb.fetch_acv 0 # ITB acv 6278464SN/Asystem.cpu0.dtb.fetch_accesses 0 # ITB accesses 6289490Sandreas.hansson@arm.comsystem.cpu0.dtb.read_hits 7560815 # DTB read hits 6299490Sandreas.hansson@arm.comsystem.cpu0.dtb.read_misses 30461 # DTB read misses 6309490Sandreas.hansson@arm.comsystem.cpu0.dtb.read_acv 538 # DTB read access violations 6319490Sandreas.hansson@arm.comsystem.cpu0.dtb.read_accesses 623625 # DTB read accesses 6329490Sandreas.hansson@arm.comsystem.cpu0.dtb.write_hits 5040625 # DTB write hits 6339490Sandreas.hansson@arm.comsystem.cpu0.dtb.write_misses 7520 # DTB write misses 6349490Sandreas.hansson@arm.comsystem.cpu0.dtb.write_acv 334 # DTB write access violations 6359490Sandreas.hansson@arm.comsystem.cpu0.dtb.write_accesses 206551 # DTB write accesses 6369490Sandreas.hansson@arm.comsystem.cpu0.dtb.data_hits 12601440 # DTB hits 6379490Sandreas.hansson@arm.comsystem.cpu0.dtb.data_misses 37981 # DTB misses 6389490Sandreas.hansson@arm.comsystem.cpu0.dtb.data_acv 872 # DTB access violations 6399490Sandreas.hansson@arm.comsystem.cpu0.dtb.data_accesses 830176 # DTB accesses 6409490Sandreas.hansson@arm.comsystem.cpu0.itb.fetch_hits 911527 # ITB hits 6419490Sandreas.hansson@arm.comsystem.cpu0.itb.fetch_misses 30644 # ITB misses 6429490Sandreas.hansson@arm.comsystem.cpu0.itb.fetch_acv 921 # ITB acv 6439490Sandreas.hansson@arm.comsystem.cpu0.itb.fetch_accesses 942171 # ITB accesses 6448464SN/Asystem.cpu0.itb.read_hits 0 # DTB read hits 6458464SN/Asystem.cpu0.itb.read_misses 0 # DTB read misses 6468464SN/Asystem.cpu0.itb.read_acv 0 # DTB read access violations 6478464SN/Asystem.cpu0.itb.read_accesses 0 # DTB read accesses 6488464SN/Asystem.cpu0.itb.write_hits 0 # DTB write hits 6498464SN/Asystem.cpu0.itb.write_misses 0 # DTB write misses 6508464SN/Asystem.cpu0.itb.write_acv 0 # DTB write access violations 6518464SN/Asystem.cpu0.itb.write_accesses 0 # DTB write accesses 6528464SN/Asystem.cpu0.itb.data_hits 0 # DTB hits 6538464SN/Asystem.cpu0.itb.data_misses 0 # DTB misses 6548464SN/Asystem.cpu0.itb.data_acv 0 # DTB access violations 6558464SN/Asystem.cpu0.itb.data_accesses 0 # DTB accesses 6569490Sandreas.hansson@arm.comsystem.cpu0.numCycles 89753559 # number of cpu cycles simulated 6578464SN/Asystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 6588464SN/Asystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 6599490Sandreas.hansson@arm.comsystem.cpu0.fetch.icacheStallCycles 21107693 # Number of cycles fetch is stalled on an Icache miss 6609490Sandreas.hansson@arm.comsystem.cpu0.fetch.Insts 54367118 # Number of instructions fetch has processed 6619490Sandreas.hansson@arm.comsystem.cpu0.fetch.Branches 10581841 # Number of branches that fetch encountered 6629490Sandreas.hansson@arm.comsystem.cpu0.fetch.predictedBranches 5224020 # Number of branches that fetch has predicted taken 6639490Sandreas.hansson@arm.comsystem.cpu0.fetch.Cycles 10262063 # Number of cycles fetch has run and was not squashing or blocked 6649490Sandreas.hansson@arm.comsystem.cpu0.fetch.SquashCycles 1458036 # Number of cycles fetch has spent squashing 6659490Sandreas.hansson@arm.comsystem.cpu0.fetch.BlockedCycles 30903552 # Number of cycles fetch has spent blocked 6669490Sandreas.hansson@arm.comsystem.cpu0.fetch.MiscStallCycles 30207 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 6679490Sandreas.hansson@arm.comsystem.cpu0.fetch.PendingTrapStallCycles 199263 # Number of stall cycles due to pending traps 6689490Sandreas.hansson@arm.comsystem.cpu0.fetch.PendingQuiesceStallCycles 186050 # Number of stall cycles due to pending quiesce instructions 6699490Sandreas.hansson@arm.comsystem.cpu0.fetch.IcacheWaitRetryStallCycles 96 # Number of stall cycles due to full MSHR 6709490Sandreas.hansson@arm.comsystem.cpu0.fetch.CacheLines 6657299 # Number of cache lines fetched 6719490Sandreas.hansson@arm.comsystem.cpu0.fetch.IcacheSquashes 195043 # Number of outstanding Icache misses that were squashed 6729490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::samples 63623646 # Number of instructions fetched each cycle (Total) 6739490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::mean 0.854511 # Number of instructions fetched each cycle (Total) 6749490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::stdev 2.189260 # Number of instructions fetched each cycle (Total) 6758464SN/Asystem.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 6769490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::0 53361583 83.87% 83.87% # Number of instructions fetched each cycle (Total) 6779490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::1 672459 1.06% 84.93% # Number of instructions fetched each cycle (Total) 6789490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::2 1316592 2.07% 87.00% # Number of instructions fetched each cycle (Total) 6799490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::3 583007 0.92% 87.91% # Number of instructions fetched each cycle (Total) 6809490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::4 2295308 3.61% 91.52% # Number of instructions fetched each cycle (Total) 6819490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::5 445844 0.70% 92.22% # Number of instructions fetched each cycle (Total) 6829490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::6 472664 0.74% 92.96% # Number of instructions fetched each cycle (Total) 6839490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::7 743494 1.17% 94.13% # Number of instructions fetched each cycle (Total) 6849490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::8 3732695 5.87% 100.00% # Number of instructions fetched each cycle (Total) 6858464SN/Asystem.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 6868464SN/Asystem.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 6878464SN/Asystem.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 6889490Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::total 63623646 # Number of instructions fetched each cycle (Total) 6899490Sandreas.hansson@arm.comsystem.cpu0.fetch.branchRate 0.117899 # Number of branch fetches per cycle 6909490Sandreas.hansson@arm.comsystem.cpu0.fetch.rate 0.605738 # Number of inst fetches per cycle 6919490Sandreas.hansson@arm.comsystem.cpu0.decode.IdleCycles 22232367 # Number of cycles decode is idle 6929490Sandreas.hansson@arm.comsystem.cpu0.decode.BlockedCycles 30357900 # Number of cycles decode is blocked 6939490Sandreas.hansson@arm.comsystem.cpu0.decode.RunCycles 9303163 # Number of cycles decode is running 6949490Sandreas.hansson@arm.comsystem.cpu0.decode.UnblockCycles 825009 # Number of cycles decode is unblocking 6959490Sandreas.hansson@arm.comsystem.cpu0.decode.SquashCycles 905206 # Number of cycles decode is squashing 6969490Sandreas.hansson@arm.comsystem.cpu0.decode.BranchResolved 419214 # Number of times decode resolved a branch 6979490Sandreas.hansson@arm.comsystem.cpu0.decode.BranchMispred 29823 # Number of times decode detected a branch misprediction 6989490Sandreas.hansson@arm.comsystem.cpu0.decode.DecodedInsts 53368764 # Number of instructions handled by decode 6999490Sandreas.hansson@arm.comsystem.cpu0.decode.SquashedInsts 92723 # Number of squashed instructions handled by decode 7009490Sandreas.hansson@arm.comsystem.cpu0.rename.SquashCycles 905206 # Number of cycles rename is squashing 7019490Sandreas.hansson@arm.comsystem.cpu0.rename.IdleCycles 23093913 # Number of cycles rename is idle 7029490Sandreas.hansson@arm.comsystem.cpu0.rename.BlockCycles 11627753 # Number of cycles rename is blocking 7039490Sandreas.hansson@arm.comsystem.cpu0.rename.serializeStallCycles 15736016 # count of cycles rename stalled for serializing inst 7049490Sandreas.hansson@arm.comsystem.cpu0.rename.RunCycles 8768275 # Number of cycles rename is running 7059490Sandreas.hansson@arm.comsystem.cpu0.rename.UnblockCycles 3492481 # Number of cycles rename is unblocking 7069490Sandreas.hansson@arm.comsystem.cpu0.rename.RenamedInsts 50503220 # Number of instructions processed by rename 7079490Sandreas.hansson@arm.comsystem.cpu0.rename.ROBFullEvents 6655 # Number of times rename has blocked due to ROB full 7089490Sandreas.hansson@arm.comsystem.cpu0.rename.IQFullEvents 393829 # Number of times rename has blocked due to IQ full 7099490Sandreas.hansson@arm.comsystem.cpu0.rename.LSQFullEvents 1341574 # Number of times rename has blocked due to LSQ full 7109490Sandreas.hansson@arm.comsystem.cpu0.rename.RenamedOperands 33876980 # Number of destination operands rename has renamed 7119490Sandreas.hansson@arm.comsystem.cpu0.rename.RenameLookups 61564678 # Number of register rename lookups that rename has made 7129490Sandreas.hansson@arm.comsystem.cpu0.rename.int_rename_lookups 61250531 # Number of integer rename lookups 7139490Sandreas.hansson@arm.comsystem.cpu0.rename.fp_rename_lookups 314147 # Number of floating rename lookups 7149490Sandreas.hansson@arm.comsystem.cpu0.rename.CommittedMaps 29813717 # Number of HB maps that are committed 7159490Sandreas.hansson@arm.comsystem.cpu0.rename.UndoneMaps 4063255 # Number of HB maps that are undone due to squashing 7169490Sandreas.hansson@arm.comsystem.cpu0.rename.serializingInsts 1268860 # count of serializing insts renamed 7179490Sandreas.hansson@arm.comsystem.cpu0.rename.tempSerializingInsts 187899 # count of temporary serializing insts renamed 7189490Sandreas.hansson@arm.comsystem.cpu0.rename.skidInsts 9409132 # count of insts added to the skid buffer 7199490Sandreas.hansson@arm.comsystem.cpu0.memDep0.insertedLoads 7922191 # Number of loads inserted to the mem dependence unit. 7209490Sandreas.hansson@arm.comsystem.cpu0.memDep0.insertedStores 5257693 # Number of stores inserted to the mem dependence unit. 7219490Sandreas.hansson@arm.comsystem.cpu0.memDep0.conflictingLoads 964170 # Number of conflicting loads. 7229490Sandreas.hansson@arm.comsystem.cpu0.memDep0.conflictingStores 651506 # Number of conflicting stores. 7239490Sandreas.hansson@arm.comsystem.cpu0.iq.iqInstsAdded 44858999 # Number of instructions added to the IQ (excludes non-spec) 7249490Sandreas.hansson@arm.comsystem.cpu0.iq.iqNonSpecInstsAdded 1558626 # Number of non-speculative instructions added to the IQ 7259490Sandreas.hansson@arm.comsystem.cpu0.iq.iqInstsIssued 43884207 # Number of instructions issued 7269490Sandreas.hansson@arm.comsystem.cpu0.iq.iqSquashedInstsIssued 67322 # Number of squashed instructions issued 7279490Sandreas.hansson@arm.comsystem.cpu0.iq.iqSquashedInstsExamined 4967350 # Number of squashed instructions iterated over during squash; mainly for profiling 7289490Sandreas.hansson@arm.comsystem.cpu0.iq.iqSquashedOperandsExamined 2566909 # Number of squashed operands that are examined and possibly removed from graph 7299490Sandreas.hansson@arm.comsystem.cpu0.iq.iqSquashedNonSpecRemoved 1055206 # Number of squashed non-spec instructions that were removed 7309490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::samples 63623646 # Number of insts issued each cycle 7319490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::mean 0.689747 # Number of insts issued each cycle 7329490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::stdev 1.329677 # Number of insts issued each cycle 7338464SN/Asystem.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 7349490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::0 43919799 69.03% 69.03% # Number of insts issued each cycle 7359490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::1 9075335 14.26% 83.29% # Number of insts issued each cycle 7369490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::2 4098408 6.44% 89.74% # Number of insts issued each cycle 7379490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::3 2614119 4.11% 93.85% # Number of insts issued each cycle 7389490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::4 2006211 3.15% 97.00% # Number of insts issued each cycle 7399490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::5 1055812 1.66% 98.66% # Number of insts issued each cycle 7409490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::6 551217 0.87% 99.52% # Number of insts issued each cycle 7419490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::7 263467 0.41% 99.94% # Number of insts issued each cycle 7429490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::8 39278 0.06% 100.00% # Number of insts issued each cycle 7438464SN/Asystem.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 7448464SN/Asystem.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 7458464SN/Asystem.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 7469490Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::total 63623646 # Number of insts issued each cycle 7478464SN/Asystem.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 7489490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::IntAlu 62740 10.88% 10.88% # attempts to use FU when none available 7499490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::IntMult 0 0.00% 10.88% # attempts to use FU when none available 7509490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::IntDiv 0 0.00% 10.88% # attempts to use FU when none available 7519490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::FloatAdd 0 0.00% 10.88% # attempts to use FU when none available 7529490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::FloatCmp 0 0.00% 10.88% # attempts to use FU when none available 7539490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::FloatCvt 0 0.00% 10.88% # attempts to use FU when none available 7549490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::FloatMult 0 0.00% 10.88% # attempts to use FU when none available 7559490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::FloatDiv 0 0.00% 10.88% # attempts to use FU when none available 7569490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::FloatSqrt 0 0.00% 10.88% # attempts to use FU when none available 7579490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdAdd 0 0.00% 10.88% # attempts to use FU when none available 7589490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 10.88% # attempts to use FU when none available 7599490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdAlu 0 0.00% 10.88% # attempts to use FU when none available 7609490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdCmp 0 0.00% 10.88% # attempts to use FU when none available 7619490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdCvt 0 0.00% 10.88% # attempts to use FU when none available 7629490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdMisc 0 0.00% 10.88% # attempts to use FU when none available 7639490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdMult 0 0.00% 10.88% # attempts to use FU when none available 7649490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 10.88% # attempts to use FU when none available 7659490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdShift 0 0.00% 10.88% # attempts to use FU when none available 7669490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 10.88% # attempts to use FU when none available 7679490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdSqrt 0 0.00% 10.88% # attempts to use FU when none available 7689490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 10.88% # attempts to use FU when none available 7699490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 10.88% # attempts to use FU when none available 7709490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 10.88% # attempts to use FU when none available 7719490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 10.88% # attempts to use FU when none available 7729490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 10.88% # attempts to use FU when none available 7739490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 10.88% # attempts to use FU when none available 7749490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 10.88% # attempts to use FU when none available 7759490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.88% # attempts to use FU when none available 7769490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 10.88% # attempts to use FU when none available 7779490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::MemRead 271097 47.03% 57.91% # attempts to use FU when none available 7789490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::MemWrite 242616 42.09% 100.00% # attempts to use FU when none available 7798464SN/Asystem.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 7808464SN/Asystem.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 7819490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::No_OpClass 3777 0.01% 0.01% # Type of FU issued 7829490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::IntAlu 30137882 68.68% 68.68% # Type of FU issued 7839490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::IntMult 45897 0.10% 68.79% # Type of FU issued 7849490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.79% # Type of FU issued 7859490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::FloatAdd 14285 0.03% 68.82% # Type of FU issued 7869490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.82% # Type of FU issued 7879490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.82% # Type of FU issued 7889490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.82% # Type of FU issued 7899490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::FloatDiv 1879 0.00% 68.83% # Type of FU issued 7909490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.83% # Type of FU issued 7919490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.83% # Type of FU issued 7929490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.83% # Type of FU issued 7939490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.83% # Type of FU issued 7949490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.83% # Type of FU issued 7959490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.83% # Type of FU issued 7969490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.83% # Type of FU issued 7979490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.83% # Type of FU issued 7989490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.83% # Type of FU issued 7999490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.83% # Type of FU issued 8009490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.83% # Type of FU issued 8019490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.83% # Type of FU issued 8029490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.83% # Type of FU issued 8039490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.83% # Type of FU issued 8049490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.83% # Type of FU issued 8059490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.83% # Type of FU issued 8069490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.83% # Type of FU issued 8079490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.83% # Type of FU issued 8089490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.83% # Type of FU issued 8099490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.83% # Type of FU issued 8109490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.83% # Type of FU issued 8119490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::MemRead 7870096 17.93% 86.76% # Type of FU issued 8129490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::MemWrite 5096964 11.61% 98.37% # Type of FU issued 8139490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::IprAccess 713427 1.63% 100.00% # Type of FU issued 8148464SN/Asystem.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 8159490Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::total 43884207 # Type of FU issued 8169490Sandreas.hansson@arm.comsystem.cpu0.iq.rate 0.488941 # Inst issue rate 8179490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_busy_cnt 576453 # FU busy when requested 8189490Sandreas.hansson@arm.comsystem.cpu0.iq.fu_busy_rate 0.013136 # FU busy rate (busy events/executed inst) 8199490Sandreas.hansson@arm.comsystem.cpu0.iq.int_inst_queue_reads 151584762 # Number of integer instruction queue reads 8209490Sandreas.hansson@arm.comsystem.cpu0.iq.int_inst_queue_writes 51176195 # Number of integer instruction queue writes 8219490Sandreas.hansson@arm.comsystem.cpu0.iq.int_inst_queue_wakeup_accesses 43017955 # Number of integer instruction queue wakeup accesses 8229490Sandreas.hansson@arm.comsystem.cpu0.iq.fp_inst_queue_reads 451072 # Number of floating instruction queue reads 8239490Sandreas.hansson@arm.comsystem.cpu0.iq.fp_inst_queue_writes 219118 # Number of floating instruction queue writes 8249490Sandreas.hansson@arm.comsystem.cpu0.iq.fp_inst_queue_wakeup_accesses 212749 # Number of floating instruction queue wakeup accesses 8259490Sandreas.hansson@arm.comsystem.cpu0.iq.int_alu_accesses 44220901 # Number of integer alu accesses 8269490Sandreas.hansson@arm.comsystem.cpu0.iq.fp_alu_accesses 235982 # Number of floating point alu accesses 8279490Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.forwLoads 487348 # Number of loads that had data forwarded from stores 8288464SN/Asystem.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 8299490Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.squashedLoads 958085 # Number of loads squashed 8309490Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.ignoredResponses 2941 # Number of memory responses ignored because the instruction is squashed 8319490Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.memOrderViolation 10552 # Number of memory ordering violations 8329490Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.squashedStores 366818 # Number of stores squashed 8338464SN/Asystem.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 8348464SN/Asystem.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 8359490Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.rescheduledLoads 13186 # Number of loads that were rescheduled 8369490Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.cacheBlocked 117811 # Number of times an access to memory failed due to the cache being blocked 8378464SN/Asystem.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 8389490Sandreas.hansson@arm.comsystem.cpu0.iew.iewSquashCycles 905206 # Number of cycles IEW is squashing 8399490Sandreas.hansson@arm.comsystem.cpu0.iew.iewBlockCycles 8069118 # Number of cycles IEW is blocking 8409490Sandreas.hansson@arm.comsystem.cpu0.iew.iewUnblockCycles 677733 # Number of cycles IEW is unblocking 8419490Sandreas.hansson@arm.comsystem.cpu0.iew.iewDispatchedInsts 49115212 # Number of instructions dispatched to IQ 8429490Sandreas.hansson@arm.comsystem.cpu0.iew.iewDispSquashedInsts 536411 # Number of squashed instructions skipped by dispatch 8439490Sandreas.hansson@arm.comsystem.cpu0.iew.iewDispLoadInsts 7922191 # Number of dispatched load instructions 8449490Sandreas.hansson@arm.comsystem.cpu0.iew.iewDispStoreInsts 5257693 # Number of dispatched store instructions 8459490Sandreas.hansson@arm.comsystem.cpu0.iew.iewDispNonSpecInsts 1375945 # Number of dispatched non-speculative instructions 8469490Sandreas.hansson@arm.comsystem.cpu0.iew.iewIQFullEvents 564143 # Number of times the IQ has become full, causing a stall 8479490Sandreas.hansson@arm.comsystem.cpu0.iew.iewLSQFullEvents 4652 # Number of times the LSQ has become full, causing a stall 8489490Sandreas.hansson@arm.comsystem.cpu0.iew.memOrderViolationEvents 10552 # Number of memory order violations 8499490Sandreas.hansson@arm.comsystem.cpu0.iew.predictedTakenIncorrect 138850 # Number of branches that were predicted taken incorrectly 8509490Sandreas.hansson@arm.comsystem.cpu0.iew.predictedNotTakenIncorrect 301409 # Number of branches that were predicted not taken incorrectly 8519490Sandreas.hansson@arm.comsystem.cpu0.iew.branchMispredicts 440259 # Number of branch mispredicts detected at execute 8529490Sandreas.hansson@arm.comsystem.cpu0.iew.iewExecutedInsts 43556869 # Number of executed instructions 8539490Sandreas.hansson@arm.comsystem.cpu0.iew.iewExecLoadInsts 7611218 # Number of load instructions executed 8549490Sandreas.hansson@arm.comsystem.cpu0.iew.iewExecSquashedInsts 327337 # Number of squashed instructions skipped in execute 8558464SN/Asystem.cpu0.iew.exec_swp 0 # number of swp insts executed 8569490Sandreas.hansson@arm.comsystem.cpu0.iew.exec_nop 2697587 # number of nop insts executed 8579490Sandreas.hansson@arm.comsystem.cpu0.iew.exec_refs 12670581 # number of memory reference insts executed 8589490Sandreas.hansson@arm.comsystem.cpu0.iew.exec_branches 6879787 # Number of branches executed 8599490Sandreas.hansson@arm.comsystem.cpu0.iew.exec_stores 5059363 # Number of stores executed 8609490Sandreas.hansson@arm.comsystem.cpu0.iew.exec_rate 0.485294 # Inst execution rate 8619490Sandreas.hansson@arm.comsystem.cpu0.iew.wb_sent 43311636 # cumulative count of insts sent to commit 8629490Sandreas.hansson@arm.comsystem.cpu0.iew.wb_count 43230704 # cumulative count of insts written-back 8639490Sandreas.hansson@arm.comsystem.cpu0.iew.wb_producers 21537449 # num instructions producing a value 8649490Sandreas.hansson@arm.comsystem.cpu0.iew.wb_consumers 28771492 # num instructions consuming a value 8658464SN/Asystem.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 8669490Sandreas.hansson@arm.comsystem.cpu0.iew.wb_rate 0.481660 # insts written-back per cycle 8679490Sandreas.hansson@arm.comsystem.cpu0.iew.wb_fanout 0.748569 # average fanout of values written-back 8688464SN/Asystem.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 8699490Sandreas.hansson@arm.comsystem.cpu0.commit.commitSquashedInsts 5358562 # The number of squashed insts skipped by commit 8709490Sandreas.hansson@arm.comsystem.cpu0.commit.commitNonSpecStalls 503420 # The number of times commit has been forced to stall to communicate backwards 8719490Sandreas.hansson@arm.comsystem.cpu0.commit.branchMispredicts 412035 # The number of times a branch was mispredicted 8729490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::samples 62718440 # Number of insts commited each cycle 8739490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::mean 0.696169 # Number of insts commited each cycle 8749490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::stdev 1.614251 # Number of insts commited each cycle 8758241SN/Asystem.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 8769490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::0 46279929 73.79% 73.79% # Number of insts commited each cycle 8779490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::1 6945490 11.07% 84.86% # Number of insts commited each cycle 8789490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::2 3654930 5.83% 90.69% # Number of insts commited each cycle 8799490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::3 2050520 3.27% 93.96% # Number of insts commited each cycle 8809490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::4 1130391 1.80% 95.76% # Number of insts commited each cycle 8819490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::5 454158 0.72% 96.49% # Number of insts commited each cycle 8829490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::6 393863 0.63% 97.12% # Number of insts commited each cycle 8839490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::7 373108 0.59% 97.71% # Number of insts commited each cycle 8849490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::8 1436051 2.29% 100.00% # Number of insts commited each cycle 8858241SN/Asystem.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 8868241SN/Asystem.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 8878241SN/Asystem.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 8889490Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::total 62718440 # Number of insts commited each cycle 8899490Sandreas.hansson@arm.comsystem.cpu0.commit.committedInsts 43662606 # Number of instructions committed 8909490Sandreas.hansson@arm.comsystem.cpu0.commit.committedOps 43662606 # Number of ops (including micro ops) committed 8918241SN/Asystem.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 8929490Sandreas.hansson@arm.comsystem.cpu0.commit.refs 11854981 # Number of memory references committed 8939490Sandreas.hansson@arm.comsystem.cpu0.commit.loads 6964106 # Number of loads committed 8949490Sandreas.hansson@arm.comsystem.cpu0.commit.membars 168172 # Number of memory barriers committed 8959490Sandreas.hansson@arm.comsystem.cpu0.commit.branches 6551324 # Number of branches committed 8969490Sandreas.hansson@arm.comsystem.cpu0.commit.fp_insts 210613 # Number of committed floating point instructions. 8979490Sandreas.hansson@arm.comsystem.cpu0.commit.int_insts 40489033 # Number of committed integer instructions. 8989490Sandreas.hansson@arm.comsystem.cpu0.commit.function_calls 540020 # Number of function calls committed. 8999490Sandreas.hansson@arm.comsystem.cpu0.commit.bw_lim_events 1436051 # number cycles where commit BW limit reached 9008464SN/Asystem.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits 9019490Sandreas.hansson@arm.comsystem.cpu0.rob.rob_reads 110111593 # The number of ROB reads 9029490Sandreas.hansson@arm.comsystem.cpu0.rob.rob_writes 98948174 # The number of ROB writes 9039490Sandreas.hansson@arm.comsystem.cpu0.timesIdled 879648 # Number of times that the entire CPU went into an idle state and unscheduled itself 9049490Sandreas.hansson@arm.comsystem.cpu0.idleCycles 26129913 # Total number of cycles that the CPU has spent unscheduled due to idling 9059490Sandreas.hansson@arm.comsystem.cpu0.quiesceCycles 3707863967 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 9069490Sandreas.hansson@arm.comsystem.cpu0.committedInsts 41199881 # Number of Instructions Simulated 9079490Sandreas.hansson@arm.comsystem.cpu0.committedOps 41199881 # Number of Ops (including micro ops) Simulated 9089490Sandreas.hansson@arm.comsystem.cpu0.committedInsts_total 41199881 # Number of Instructions Simulated 9099490Sandreas.hansson@arm.comsystem.cpu0.cpi 2.178491 # CPI: Cycles Per Instruction 9109490Sandreas.hansson@arm.comsystem.cpu0.cpi_total 2.178491 # CPI: Total CPI of All Threads 9119490Sandreas.hansson@arm.comsystem.cpu0.ipc 0.459033 # IPC: Instructions Per Cycle 9129490Sandreas.hansson@arm.comsystem.cpu0.ipc_total 0.459033 # IPC: Total IPC of All Threads 9139490Sandreas.hansson@arm.comsystem.cpu0.int_regfile_reads 57370310 # number of integer regfile reads 9149490Sandreas.hansson@arm.comsystem.cpu0.int_regfile_writes 31317782 # number of integer regfile writes 9159490Sandreas.hansson@arm.comsystem.cpu0.fp_regfile_reads 104569 # number of floating regfile reads 9169490Sandreas.hansson@arm.comsystem.cpu0.fp_regfile_writes 105332 # number of floating regfile writes 9179490Sandreas.hansson@arm.comsystem.cpu0.misc_regfile_reads 1463769 # number of misc regfile reads 9189490Sandreas.hansson@arm.comsystem.cpu0.misc_regfile_writes 718581 # number of misc regfile writes 9195703SN/Asystem.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 9205703SN/Asystem.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 9215703SN/Asystem.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 9225703SN/Asystem.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 9238464SN/Asystem.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 9248983Snate@binkert.orgsystem.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 9258464SN/Asystem.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 9268464SN/Asystem.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 9278983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 9288464SN/Asystem.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 9298464SN/Asystem.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 9308983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 9318464SN/Asystem.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR 9328464SN/Asystem.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 9338983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 9348464SN/Asystem.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 9358464SN/Asystem.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 9368983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 9378464SN/Asystem.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR 9388464SN/Asystem.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 9398983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 9408464SN/Asystem.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 9418464SN/Asystem.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 9428983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 9438464SN/Asystem.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 9448464SN/Asystem.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 9458983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 9468464SN/Asystem.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 9478983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 9488464SN/Asystem.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 9495703SN/Asystem.tsunami.ethernet.droppedPackets 0 # number of packets dropped 9509490Sandreas.hansson@arm.comsystem.cpu0.icache.replacements 728874 # number of replacements 9519490Sandreas.hansson@arm.comsystem.cpu0.icache.tagsinuse 510.265304 # Cycle average of tags in use 9529490Sandreas.hansson@arm.comsystem.cpu0.icache.total_refs 5890439 # Total number of references to valid blocks. 9539490Sandreas.hansson@arm.comsystem.cpu0.icache.sampled_refs 729383 # Sample count of references to valid blocks. 9549490Sandreas.hansson@arm.comsystem.cpu0.icache.avg_refs 8.075920 # Average number of references to valid blocks. 9559490Sandreas.hansson@arm.comsystem.cpu0.icache.warmup_cycle 20962478000 # Cycle when the warmup percentage was hit. 9569490Sandreas.hansson@arm.comsystem.cpu0.icache.occ_blocks::cpu0.inst 510.265304 # Average occupied blocks per requestor 9579490Sandreas.hansson@arm.comsystem.cpu0.icache.occ_percent::cpu0.inst 0.996612 # Average percentage of cache occupancy 9589490Sandreas.hansson@arm.comsystem.cpu0.icache.occ_percent::total 0.996612 # Average percentage of cache occupancy 9599490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 5890439 # number of ReadReq hits 9609490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::total 5890439 # number of ReadReq hits 9619490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 5890439 # number of demand (read+write) hits 9629490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::total 5890439 # number of demand (read+write) hits 9639490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 5890439 # number of overall hits 9649490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::total 5890439 # number of overall hits 9659490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 766860 # number of ReadReq misses 9669490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::total 766860 # number of ReadReq misses 9679490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 766860 # number of demand (read+write) misses 9689490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::total 766860 # number of demand (read+write) misses 9699490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 766860 # number of overall misses 9709490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::total 766860 # number of overall misses 9719490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10795349496 # number of ReadReq miss cycles 9729490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 10795349496 # number of ReadReq miss cycles 9739490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 10795349496 # number of demand (read+write) miss cycles 9749490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::total 10795349496 # number of demand (read+write) miss cycles 9759490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 10795349496 # number of overall miss cycles 9769490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::total 10795349496 # number of overall miss cycles 9779490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 6657299 # number of ReadReq accesses(hits+misses) 9789490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::total 6657299 # number of ReadReq accesses(hits+misses) 9799490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 6657299 # number of demand (read+write) accesses 9809490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::total 6657299 # number of demand (read+write) accesses 9819490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 6657299 # number of overall (read+write) accesses 9829490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::total 6657299 # number of overall (read+write) accesses 9839490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.115191 # miss rate for ReadReq accesses 9849490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.115191 # miss rate for ReadReq accesses 9859490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.115191 # miss rate for demand accesses 9869490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.115191 # miss rate for demand accesses 9879490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.115191 # miss rate for overall accesses 9889490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.115191 # miss rate for overall accesses 9899490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14077.340709 # average ReadReq miss latency 9909490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 14077.340709 # average ReadReq miss latency 9919490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14077.340709 # average overall miss latency 9929490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 14077.340709 # average overall miss latency 9939490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14077.340709 # average overall miss latency 9949490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 14077.340709 # average overall miss latency 9959490Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 2177 # number of cycles access was blocked 9969490Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 468 # number of cycles access was blocked 9979490Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 128 # number of cycles access was blocked 9989459Ssaidi@eecs.umich.edusystem.cpu0.icache.blocked::no_targets 1 # number of cycles access was blocked 9999490Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs 17.007812 # average number of cycles each access was blocked 10009490Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets 468 # average number of cycles each access was blocked 10018464SN/Asystem.cpu0.icache.fast_writes 0 # number of fast writes performed 10028464SN/Asystem.cpu0.icache.cache_copies 0 # number of cache copies performed 10039490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 37318 # number of ReadReq MSHR hits 10049490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_hits::total 37318 # number of ReadReq MSHR hits 10059490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_hits::cpu0.inst 37318 # number of demand (read+write) MSHR hits 10069490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_hits::total 37318 # number of demand (read+write) MSHR hits 10079490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_hits::cpu0.inst 37318 # number of overall MSHR hits 10089490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_hits::total 37318 # number of overall MSHR hits 10099490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 729542 # number of ReadReq MSHR misses 10109490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 729542 # number of ReadReq MSHR misses 10119490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 729542 # number of demand (read+write) MSHR misses 10129490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::total 729542 # number of demand (read+write) MSHR misses 10139490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 729542 # number of overall MSHR misses 10149490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::total 729542 # number of overall MSHR misses 10159490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8901782997 # number of ReadReq MSHR miss cycles 10169490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 8901782997 # number of ReadReq MSHR miss cycles 10179490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8901782997 # number of demand (read+write) MSHR miss cycles 10189490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 8901782997 # number of demand (read+write) MSHR miss cycles 10199490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8901782997 # number of overall MSHR miss cycles 10209490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 8901782997 # number of overall MSHR miss cycles 10219490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.109585 # mshr miss rate for ReadReq accesses 10229490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.109585 # mshr miss rate for ReadReq accesses 10239490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.109585 # mshr miss rate for demand accesses 10249490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.109585 # mshr miss rate for demand accesses 10259490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.109585 # mshr miss rate for overall accesses 10269490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.109585 # mshr miss rate for overall accesses 10279490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12201.878709 # average ReadReq mshr miss latency 10289490Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12201.878709 # average ReadReq mshr miss latency 10299490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12201.878709 # average overall mshr miss latency 10309490Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 12201.878709 # average overall mshr miss latency 10319490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12201.878709 # average overall mshr miss latency 10329490Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 12201.878709 # average overall mshr miss latency 10338464SN/Asystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 10349490Sandreas.hansson@arm.comsystem.cpu0.dcache.replacements 1051655 # number of replacements 10359490Sandreas.hansson@arm.comsystem.cpu0.dcache.tagsinuse 479.291529 # Cycle average of tags in use 10369490Sandreas.hansson@arm.comsystem.cpu0.dcache.total_refs 8945957 # Total number of references to valid blocks. 10379490Sandreas.hansson@arm.comsystem.cpu0.dcache.sampled_refs 1052167 # Sample count of references to valid blocks. 10389490Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_refs 8.502412 # Average number of references to valid blocks. 10399490Sandreas.hansson@arm.comsystem.cpu0.dcache.warmup_cycle 22123000 # Cycle when the warmup percentage was hit. 10409490Sandreas.hansson@arm.comsystem.cpu0.dcache.occ_blocks::cpu0.data 479.291529 # Average occupied blocks per requestor 10419490Sandreas.hansson@arm.comsystem.cpu0.dcache.occ_percent::cpu0.data 0.936116 # Average percentage of cache occupancy 10429490Sandreas.hansson@arm.comsystem.cpu0.dcache.occ_percent::total 0.936116 # Average percentage of cache occupancy 10439490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 5529733 # number of ReadReq hits 10449490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::total 5529733 # number of ReadReq hits 10459490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 3096724 # number of WriteReq hits 10469490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::total 3096724 # number of WriteReq hits 10479490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 145068 # number of LoadLockedReq hits 10489490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 145068 # number of LoadLockedReq hits 10499490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 167974 # number of StoreCondReq hits 10509490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 167974 # number of StoreCondReq hits 10519490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 8626457 # number of demand (read+write) hits 10529490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::total 8626457 # number of demand (read+write) hits 10539490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 8626457 # number of overall hits 10549490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::total 8626457 # number of overall hits 10559490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 1297164 # number of ReadReq misses 10569490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::total 1297164 # number of ReadReq misses 10579490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 1613226 # number of WriteReq misses 10589490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::total 1613226 # number of WriteReq misses 10599490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 15668 # number of LoadLockedReq misses 10609490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 15668 # number of LoadLockedReq misses 10619490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 766 # number of StoreCondReq misses 10629490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 766 # number of StoreCondReq misses 10639490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 2910390 # number of demand (read+write) misses 10649490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::total 2910390 # number of demand (read+write) misses 10659490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 2910390 # number of overall misses 10669490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::total 2910390 # number of overall misses 10679490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 30009249500 # number of ReadReq miss cycles 10689490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 30009249500 # number of ReadReq miss cycles 10699490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 61556935480 # number of WriteReq miss cycles 10709490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 61556935480 # number of WriteReq miss cycles 10719490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 231982500 # number of LoadLockedReq miss cycles 10729490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 231982500 # number of LoadLockedReq miss cycles 10739490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4680500 # number of StoreCondReq miss cycles 10749490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 4680500 # number of StoreCondReq miss cycles 10759490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 91566184980 # number of demand (read+write) miss cycles 10769490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::total 91566184980 # number of demand (read+write) miss cycles 10779490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 91566184980 # number of overall miss cycles 10789490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::total 91566184980 # number of overall miss cycles 10799490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 6826897 # number of ReadReq accesses(hits+misses) 10809490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 6826897 # number of ReadReq accesses(hits+misses) 10819490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 4709950 # number of WriteReq accesses(hits+misses) 10829490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 4709950 # number of WriteReq accesses(hits+misses) 10839490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 160736 # number of LoadLockedReq accesses(hits+misses) 10849490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 160736 # number of LoadLockedReq accesses(hits+misses) 10859490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 168740 # number of StoreCondReq accesses(hits+misses) 10869490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 168740 # number of StoreCondReq accesses(hits+misses) 10879490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 11536847 # number of demand (read+write) accesses 10889490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::total 11536847 # number of demand (read+write) accesses 10899490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 11536847 # number of overall (read+write) accesses 10909490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::total 11536847 # number of overall (read+write) accesses 10919490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.190008 # miss rate for ReadReq accesses 10929490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.190008 # miss rate for ReadReq accesses 10939490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.342514 # miss rate for WriteReq accesses 10949490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.342514 # miss rate for WriteReq accesses 10959490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.097477 # miss rate for LoadLockedReq accesses 10969490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.097477 # miss rate for LoadLockedReq accesses 10979490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.004540 # miss rate for StoreCondReq accesses 10989490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.004540 # miss rate for StoreCondReq accesses 10999490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.252269 # miss rate for demand accesses 11009490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.252269 # miss rate for demand accesses 11019490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.252269 # miss rate for overall accesses 11029490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.252269 # miss rate for overall accesses 11039490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23134.506893 # average ReadReq miss latency 11049490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 23134.506893 # average ReadReq miss latency 11059490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38157.663886 # average WriteReq miss latency 11069490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 38157.663886 # average WriteReq miss latency 11079490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14806.133521 # average LoadLockedReq miss latency 11089490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14806.133521 # average LoadLockedReq miss latency 11099490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6110.313316 # average StoreCondReq miss latency 11109490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6110.313316 # average StoreCondReq miss latency 11119490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31461.826415 # average overall miss latency 11129490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 31461.826415 # average overall miss latency 11139490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31461.826415 # average overall miss latency 11149490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 31461.826415 # average overall miss latency 11159490Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 2024468 # number of cycles access was blocked 11169490Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 671 # number of cycles access was blocked 11179490Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 45038 # number of cycles access was blocked 11189289Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked 11199490Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs 44.950220 # average number of cycles each access was blocked 11209490Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets 95.857143 # average number of cycles each access was blocked 11218464SN/Asystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 11228464SN/Asystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 11239490Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::writebacks 554167 # number of writebacks 11249490Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::total 554167 # number of writebacks 11259490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 497870 # number of ReadReq MSHR hits 11269490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 497870 # number of ReadReq MSHR hits 11279490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1365575 # number of WriteReq MSHR hits 11289490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 1365575 # number of WriteReq MSHR hits 11299490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 3772 # number of LoadLockedReq MSHR hits 11309490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 3772 # number of LoadLockedReq MSHR hits 11319490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 1863445 # number of demand (read+write) MSHR hits 11329490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 1863445 # number of demand (read+write) MSHR hits 11339490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 1863445 # number of overall MSHR hits 11349490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 1863445 # number of overall MSHR hits 11359490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 799294 # number of ReadReq MSHR misses 11369490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 799294 # number of ReadReq MSHR misses 11379490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 247651 # number of WriteReq MSHR misses 11389490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 247651 # number of WriteReq MSHR misses 11399490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 11896 # number of LoadLockedReq MSHR misses 11409490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 11896 # number of LoadLockedReq MSHR misses 11419490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 766 # number of StoreCondReq MSHR misses 11429490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 766 # number of StoreCondReq MSHR misses 11439490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 1046945 # number of demand (read+write) MSHR misses 11449490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 1046945 # number of demand (read+write) MSHR misses 11459490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 1046945 # number of overall MSHR misses 11469490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 1046945 # number of overall MSHR misses 11479490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 19199342000 # number of ReadReq MSHR miss cycles 11489490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 19199342000 # number of ReadReq MSHR miss cycles 11499490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8924614838 # number of WriteReq MSHR miss cycles 11509490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 8924614838 # number of WriteReq MSHR miss cycles 11519490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 148344000 # number of LoadLockedReq MSHR miss cycles 11529490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 148344000 # number of LoadLockedReq MSHR miss cycles 11539490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3148500 # number of StoreCondReq MSHR miss cycles 11549490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3148500 # number of StoreCondReq MSHR miss cycles 11559490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 28123956838 # number of demand (read+write) MSHR miss cycles 11569490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 28123956838 # number of demand (read+write) MSHR miss cycles 11579490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 28123956838 # number of overall MSHR miss cycles 11589490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 28123956838 # number of overall MSHR miss cycles 11599490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 991461500 # number of ReadReq MSHR uncacheable cycles 11609490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 991461500 # number of ReadReq MSHR uncacheable cycles 11619490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1668991999 # number of WriteReq MSHR uncacheable cycles 11629490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1668991999 # number of WriteReq MSHR uncacheable cycles 11639490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 2660453499 # number of overall MSHR uncacheable cycles 11649490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 2660453499 # number of overall MSHR uncacheable cycles 11659490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.117080 # mshr miss rate for ReadReq accesses 11669490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.117080 # mshr miss rate for ReadReq accesses 11679490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.052580 # mshr miss rate for WriteReq accesses 11689490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.052580 # mshr miss rate for WriteReq accesses 11699490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.074010 # mshr miss rate for LoadLockedReq accesses 11709490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.074010 # mshr miss rate for LoadLockedReq accesses 11719490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.004540 # mshr miss rate for StoreCondReq accesses 11729490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.004540 # mshr miss rate for StoreCondReq accesses 11739490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.090748 # mshr miss rate for demand accesses 11749490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.090748 # mshr miss rate for demand accesses 11759490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.090748 # mshr miss rate for overall accesses 11769490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.090748 # mshr miss rate for overall accesses 11779490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 24020.375481 # average ReadReq mshr miss latency 11789490Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24020.375481 # average ReadReq mshr miss latency 11799490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36037.063602 # average WriteReq mshr miss latency 11809490Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36037.063602 # average WriteReq mshr miss latency 11819490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12470.073974 # average LoadLockedReq mshr miss latency 11829490Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12470.073974 # average LoadLockedReq mshr miss latency 11839490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4110.313316 # average StoreCondReq mshr miss latency 11849490Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4110.313316 # average StoreCondReq mshr miss latency 11859490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 26862.878984 # average overall mshr miss latency 11869490Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 26862.878984 # average overall mshr miss latency 11879490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 26862.878984 # average overall mshr miss latency 11889490Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 26862.878984 # average overall mshr miss latency 11898835SAli.Saidi@ARM.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 11909055Ssaidi@eecs.umich.edusystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 11918835SAli.Saidi@ARM.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 11929055Ssaidi@eecs.umich.edusystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 11938835SAli.Saidi@ARM.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 11949055Ssaidi@eecs.umich.edusystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 11958464SN/Asystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 11969490Sandreas.hansson@arm.comsystem.cpu1.branchPred.lookups 4327546 # Number of BP lookups 11979490Sandreas.hansson@arm.comsystem.cpu1.branchPred.condPredicted 3555815 # Number of conditional branches predicted 11989490Sandreas.hansson@arm.comsystem.cpu1.branchPred.condIncorrect 137782 # Number of conditional branches incorrect 11999490Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBLookups 2736457 # Number of BTB lookups 12009490Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHits 1529937 # Number of BTB hits 12019481Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 12029490Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHitPct 55.909411 # BTB Hit Percentage 12039490Sandreas.hansson@arm.comsystem.cpu1.branchPred.usedRAS 311519 # Number of times the RAS was used to get a target. 12049490Sandreas.hansson@arm.comsystem.cpu1.branchPred.RASInCorrect 14646 # Number of incorrect RAS predictions. 12058464SN/Asystem.cpu1.dtb.fetch_hits 0 # ITB hits 12068464SN/Asystem.cpu1.dtb.fetch_misses 0 # ITB misses 12078464SN/Asystem.cpu1.dtb.fetch_acv 0 # ITB acv 12088464SN/Asystem.cpu1.dtb.fetch_accesses 0 # ITB accesses 12099490Sandreas.hansson@arm.comsystem.cpu1.dtb.read_hits 3068448 # DTB read hits 12109490Sandreas.hansson@arm.comsystem.cpu1.dtb.read_misses 13337 # DTB read misses 12119490Sandreas.hansson@arm.comsystem.cpu1.dtb.read_acv 21 # DTB read access violations 12129490Sandreas.hansson@arm.comsystem.cpu1.dtb.read_accesses 325420 # DTB read accesses 12139490Sandreas.hansson@arm.comsystem.cpu1.dtb.write_hits 1915630 # DTB write hits 12149490Sandreas.hansson@arm.comsystem.cpu1.dtb.write_misses 2521 # DTB write misses 12159490Sandreas.hansson@arm.comsystem.cpu1.dtb.write_acv 68 # DTB write access violations 12169490Sandreas.hansson@arm.comsystem.cpu1.dtb.write_accesses 132592 # DTB write accesses 12179490Sandreas.hansson@arm.comsystem.cpu1.dtb.data_hits 4984078 # DTB hits 12189490Sandreas.hansson@arm.comsystem.cpu1.dtb.data_misses 15858 # DTB misses 12199490Sandreas.hansson@arm.comsystem.cpu1.dtb.data_acv 89 # DTB access violations 12209490Sandreas.hansson@arm.comsystem.cpu1.dtb.data_accesses 458012 # DTB accesses 12219490Sandreas.hansson@arm.comsystem.cpu1.itb.fetch_hits 498592 # ITB hits 12229490Sandreas.hansson@arm.comsystem.cpu1.itb.fetch_misses 6957 # ITB misses 12239490Sandreas.hansson@arm.comsystem.cpu1.itb.fetch_acv 210 # ITB acv 12249490Sandreas.hansson@arm.comsystem.cpu1.itb.fetch_accesses 505549 # ITB accesses 12258464SN/Asystem.cpu1.itb.read_hits 0 # DTB read hits 12268464SN/Asystem.cpu1.itb.read_misses 0 # DTB read misses 12278464SN/Asystem.cpu1.itb.read_acv 0 # DTB read access violations 12288464SN/Asystem.cpu1.itb.read_accesses 0 # DTB read accesses 12298464SN/Asystem.cpu1.itb.write_hits 0 # DTB write hits 12308464SN/Asystem.cpu1.itb.write_misses 0 # DTB write misses 12318464SN/Asystem.cpu1.itb.write_acv 0 # DTB write access violations 12328464SN/Asystem.cpu1.itb.write_accesses 0 # DTB write accesses 12338464SN/Asystem.cpu1.itb.data_hits 0 # DTB hits 12348464SN/Asystem.cpu1.itb.data_misses 0 # DTB misses 12358464SN/Asystem.cpu1.itb.data_acv 0 # DTB access violations 12368464SN/Asystem.cpu1.itb.data_accesses 0 # DTB accesses 12379490Sandreas.hansson@arm.comsystem.cpu1.numCycles 28341850 # number of cpu cycles simulated 12388464SN/Asystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 12398464SN/Asystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 12409490Sandreas.hansson@arm.comsystem.cpu1.fetch.icacheStallCycles 9666058 # Number of cycles fetch is stalled on an Icache miss 12419490Sandreas.hansson@arm.comsystem.cpu1.fetch.Insts 20746660 # Number of instructions fetch has processed 12429490Sandreas.hansson@arm.comsystem.cpu1.fetch.Branches 4327546 # Number of branches that fetch encountered 12439490Sandreas.hansson@arm.comsystem.cpu1.fetch.predictedBranches 1841456 # Number of branches that fetch has predicted taken 12449490Sandreas.hansson@arm.comsystem.cpu1.fetch.Cycles 3769607 # Number of cycles fetch has run and was not squashing or blocked 12459490Sandreas.hansson@arm.comsystem.cpu1.fetch.SquashCycles 667538 # Number of cycles fetch has spent squashing 12469490Sandreas.hansson@arm.comsystem.cpu1.fetch.BlockedCycles 11516910 # Number of cycles fetch has spent blocked 12479490Sandreas.hansson@arm.comsystem.cpu1.fetch.MiscStallCycles 24752 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 12489490Sandreas.hansson@arm.comsystem.cpu1.fetch.PendingTrapStallCycles 65971 # Number of stall cycles due to pending traps 12499490Sandreas.hansson@arm.comsystem.cpu1.fetch.PendingQuiesceStallCycles 157862 # Number of stall cycles due to pending quiesce instructions 12509490Sandreas.hansson@arm.comsystem.cpu1.fetch.IcacheWaitRetryStallCycles 117 # Number of stall cycles due to full MSHR 12519490Sandreas.hansson@arm.comsystem.cpu1.fetch.CacheLines 2430728 # Number of cache lines fetched 12529490Sandreas.hansson@arm.comsystem.cpu1.fetch.IcacheSquashes 90320 # Number of outstanding Icache misses that were squashed 12539490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::samples 25638274 # Number of instructions fetched each cycle (Total) 12549490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::mean 0.809207 # Number of instructions fetched each cycle (Total) 12559490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::stdev 2.171586 # Number of instructions fetched each cycle (Total) 12568464SN/Asystem.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 12579490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::0 21868667 85.30% 85.30% # Number of instructions fetched each cycle (Total) 12589490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::1 217825 0.85% 86.15% # Number of instructions fetched each cycle (Total) 12599490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::2 471767 1.84% 87.99% # Number of instructions fetched each cycle (Total) 12609490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::3 290566 1.13% 89.12% # Number of instructions fetched each cycle (Total) 12619490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::4 572691 2.23% 91.35% # Number of instructions fetched each cycle (Total) 12629490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::5 192619 0.75% 92.11% # Number of instructions fetched each cycle (Total) 12639490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::6 225020 0.88% 92.98% # Number of instructions fetched each cycle (Total) 12649490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::7 283328 1.11% 94.09% # Number of instructions fetched each cycle (Total) 12659490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::8 1515791 5.91% 100.00% # Number of instructions fetched each cycle (Total) 12668464SN/Asystem.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 12678464SN/Asystem.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 12688464SN/Asystem.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 12699490Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::total 25638274 # Number of instructions fetched each cycle (Total) 12709490Sandreas.hansson@arm.comsystem.cpu1.fetch.branchRate 0.152691 # Number of branch fetches per cycle 12719490Sandreas.hansson@arm.comsystem.cpu1.fetch.rate 0.732015 # Number of inst fetches per cycle 12729490Sandreas.hansson@arm.comsystem.cpu1.decode.IdleCycles 9733408 # Number of cycles decode is idle 12739490Sandreas.hansson@arm.comsystem.cpu1.decode.BlockedCycles 11767392 # Number of cycles decode is blocked 12749490Sandreas.hansson@arm.comsystem.cpu1.decode.RunCycles 3496252 # Number of cycles decode is running 12759490Sandreas.hansson@arm.comsystem.cpu1.decode.UnblockCycles 218180 # Number of cycles decode is unblocking 12769490Sandreas.hansson@arm.comsystem.cpu1.decode.SquashCycles 423041 # Number of cycles decode is squashing 12779490Sandreas.hansson@arm.comsystem.cpu1.decode.BranchResolved 197160 # Number of times decode resolved a branch 12789490Sandreas.hansson@arm.comsystem.cpu1.decode.BranchMispred 14107 # Number of times decode detected a branch misprediction 12799490Sandreas.hansson@arm.comsystem.cpu1.decode.DecodedInsts 20339380 # Number of instructions handled by decode 12809490Sandreas.hansson@arm.comsystem.cpu1.decode.SquashedInsts 42509 # Number of squashed instructions handled by decode 12819490Sandreas.hansson@arm.comsystem.cpu1.rename.SquashCycles 423041 # Number of cycles rename is squashing 12829490Sandreas.hansson@arm.comsystem.cpu1.rename.IdleCycles 10090973 # Number of cycles rename is idle 12839490Sandreas.hansson@arm.comsystem.cpu1.rename.BlockCycles 3436285 # Number of cycles rename is blocking 12849490Sandreas.hansson@arm.comsystem.cpu1.rename.serializeStallCycles 7189136 # count of cycles rename stalled for serializing inst 12859490Sandreas.hansson@arm.comsystem.cpu1.rename.RunCycles 3265501 # Number of cycles rename is running 12869490Sandreas.hansson@arm.comsystem.cpu1.rename.UnblockCycles 1233336 # Number of cycles rename is unblocking 12879490Sandreas.hansson@arm.comsystem.cpu1.rename.RenamedInsts 19035683 # Number of instructions processed by rename 12889490Sandreas.hansson@arm.comsystem.cpu1.rename.ROBFullEvents 265 # Number of times rename has blocked due to ROB full 12899490Sandreas.hansson@arm.comsystem.cpu1.rename.IQFullEvents 302354 # Number of times rename has blocked due to IQ full 12909490Sandreas.hansson@arm.comsystem.cpu1.rename.LSQFullEvents 266371 # Number of times rename has blocked due to LSQ full 12919490Sandreas.hansson@arm.comsystem.cpu1.rename.RenamedOperands 12573410 # Number of destination operands rename has renamed 12929490Sandreas.hansson@arm.comsystem.cpu1.rename.RenameLookups 22727510 # Number of register rename lookups that rename has made 12939490Sandreas.hansson@arm.comsystem.cpu1.rename.int_rename_lookups 22552449 # Number of integer rename lookups 12949490Sandreas.hansson@arm.comsystem.cpu1.rename.fp_rename_lookups 175061 # Number of floating rename lookups 12959490Sandreas.hansson@arm.comsystem.cpu1.rename.CommittedMaps 10671795 # Number of HB maps that are committed 12969490Sandreas.hansson@arm.comsystem.cpu1.rename.UndoneMaps 1901615 # Number of HB maps that are undone due to squashing 12979490Sandreas.hansson@arm.comsystem.cpu1.rename.serializingInsts 598380 # count of serializing insts renamed 12989490Sandreas.hansson@arm.comsystem.cpu1.rename.tempSerializingInsts 62207 # count of temporary serializing insts renamed 12999490Sandreas.hansson@arm.comsystem.cpu1.rename.skidInsts 3655619 # count of insts added to the skid buffer 13009490Sandreas.hansson@arm.comsystem.cpu1.memDep0.insertedLoads 3246585 # Number of loads inserted to the mem dependence unit. 13019490Sandreas.hansson@arm.comsystem.cpu1.memDep0.insertedStores 2021315 # Number of stores inserted to the mem dependence unit. 13029490Sandreas.hansson@arm.comsystem.cpu1.memDep0.conflictingLoads 341799 # Number of conflicting loads. 13039490Sandreas.hansson@arm.comsystem.cpu1.memDep0.conflictingStores 191681 # Number of conflicting stores. 13049490Sandreas.hansson@arm.comsystem.cpu1.iq.iqInstsAdded 16730301 # Number of instructions added to the IQ (excludes non-spec) 13059490Sandreas.hansson@arm.comsystem.cpu1.iq.iqNonSpecInstsAdded 718132 # Number of non-speculative instructions added to the IQ 13069490Sandreas.hansson@arm.comsystem.cpu1.iq.iqInstsIssued 16236732 # Number of instructions issued 13079490Sandreas.hansson@arm.comsystem.cpu1.iq.iqSquashedInstsIssued 38678 # Number of squashed instructions issued 13089490Sandreas.hansson@arm.comsystem.cpu1.iq.iqSquashedInstsExamined 2401085 # Number of squashed instructions iterated over during squash; mainly for profiling 13099490Sandreas.hansson@arm.comsystem.cpu1.iq.iqSquashedOperandsExamined 1178363 # Number of squashed operands that are examined and possibly removed from graph 13109490Sandreas.hansson@arm.comsystem.cpu1.iq.iqSquashedNonSpecRemoved 514161 # Number of squashed non-spec instructions that were removed 13119490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::samples 25638274 # Number of insts issued each cycle 13129490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::mean 0.633301 # Number of insts issued each cycle 13139490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::stdev 1.313801 # Number of insts issued each cycle 13148464SN/Asystem.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 13159490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::0 18618463 72.62% 72.62% # Number of insts issued each cycle 13169490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::1 3106773 12.12% 84.74% # Number of insts issued each cycle 13179490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::2 1368758 5.34% 90.08% # Number of insts issued each cycle 13189490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::3 986929 3.85% 93.93% # Number of insts issued each cycle 13199490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::4 856057 3.34% 97.26% # Number of insts issued each cycle 13209490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::5 349630 1.36% 98.63% # Number of insts issued each cycle 13219490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::6 219211 0.86% 99.48% # Number of insts issued each cycle 13229490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::7 115612 0.45% 99.93% # Number of insts issued each cycle 13239490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::8 16841 0.07% 100.00% # Number of insts issued each cycle 13248464SN/Asystem.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 13258464SN/Asystem.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 13268464SN/Asystem.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 13279490Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::total 25638274 # Number of insts issued each cycle 13288464SN/Asystem.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 13299490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::IntAlu 22162 7.89% 7.89% # attempts to use FU when none available 13309490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::IntMult 0 0.00% 7.89% # attempts to use FU when none available 13319490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::IntDiv 0 0.00% 7.89% # attempts to use FU when none available 13329490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::FloatAdd 0 0.00% 7.89% # attempts to use FU when none available 13339490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::FloatCmp 0 0.00% 7.89% # attempts to use FU when none available 13349490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::FloatCvt 0 0.00% 7.89% # attempts to use FU when none available 13359490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::FloatMult 0 0.00% 7.89% # attempts to use FU when none available 13369490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::FloatDiv 0 0.00% 7.89% # attempts to use FU when none available 13379490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::FloatSqrt 0 0.00% 7.89% # attempts to use FU when none available 13389490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdAdd 0 0.00% 7.89% # attempts to use FU when none available 13399490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 7.89% # attempts to use FU when none available 13409490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdAlu 0 0.00% 7.89% # attempts to use FU when none available 13419490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdCmp 0 0.00% 7.89% # attempts to use FU when none available 13429490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdCvt 0 0.00% 7.89% # attempts to use FU when none available 13439490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdMisc 0 0.00% 7.89% # attempts to use FU when none available 13449490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdMult 0 0.00% 7.89% # attempts to use FU when none available 13459490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 7.89% # attempts to use FU when none available 13469490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdShift 0 0.00% 7.89% # attempts to use FU when none available 13479490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 7.89% # attempts to use FU when none available 13489490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdSqrt 0 0.00% 7.89% # attempts to use FU when none available 13499490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 7.89% # attempts to use FU when none available 13509490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 7.89% # attempts to use FU when none available 13519490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 7.89% # attempts to use FU when none available 13529490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 7.89% # attempts to use FU when none available 13539490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 7.89% # attempts to use FU when none available 13549490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 7.89% # attempts to use FU when none available 13559490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 7.89% # attempts to use FU when none available 13569490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.89% # attempts to use FU when none available 13579490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 7.89% # attempts to use FU when none available 13589490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::MemRead 144030 51.29% 59.18% # attempts to use FU when none available 13599490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::MemWrite 114619 40.82% 100.00% # attempts to use FU when none available 13608464SN/Asystem.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 13618464SN/Asystem.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 13629490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::No_OpClass 3527 0.02% 0.02% # Type of FU issued 13639490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::IntAlu 10692350 65.85% 65.87% # Type of FU issued 13649490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::IntMult 24766 0.15% 66.03% # Type of FU issued 13659490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::IntDiv 0 0.00% 66.03% # Type of FU issued 13669490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::FloatAdd 11484 0.07% 66.10% # Type of FU issued 13679490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 66.10% # Type of FU issued 13689490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 66.10% # Type of FU issued 13699490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::FloatMult 0 0.00% 66.10% # Type of FU issued 13709490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::FloatDiv 1763 0.01% 66.11% # Type of FU issued 13719490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 66.11% # Type of FU issued 13729490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 66.11% # Type of FU issued 13739490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 66.11% # Type of FU issued 13749490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 66.11% # Type of FU issued 13759490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 66.11% # Type of FU issued 13769490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 66.11% # Type of FU issued 13779490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 66.11% # Type of FU issued 13789490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdMult 0 0.00% 66.11% # Type of FU issued 13799490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 66.11% # Type of FU issued 13809490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdShift 0 0.00% 66.11% # Type of FU issued 13819490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.11% # Type of FU issued 13829490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 66.11% # Type of FU issued 13839490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.11% # Type of FU issued 13849490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.11% # Type of FU issued 13859490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.11% # Type of FU issued 13869490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.11% # Type of FU issued 13879490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.11% # Type of FU issued 13889490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.11% # Type of FU issued 13899490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 66.11% # Type of FU issued 13909490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.11% # Type of FU issued 13919490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.11% # Type of FU issued 13929490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::MemRead 3204356 19.74% 85.84% # Type of FU issued 13939490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::MemWrite 1945149 11.98% 97.82% # Type of FU issued 13949490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::IprAccess 353337 2.18% 100.00% # Type of FU issued 13958464SN/Asystem.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 13969490Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::total 16236732 # Type of FU issued 13979490Sandreas.hansson@arm.comsystem.cpu1.iq.rate 0.572889 # Inst issue rate 13989490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_busy_cnt 280811 # FU busy when requested 13999490Sandreas.hansson@arm.comsystem.cpu1.iq.fu_busy_rate 0.017295 # FU busy rate (busy events/executed inst) 14009490Sandreas.hansson@arm.comsystem.cpu1.iq.int_inst_queue_reads 58178646 # Number of integer instruction queue reads 14019490Sandreas.hansson@arm.comsystem.cpu1.iq.int_inst_queue_writes 19730507 # Number of integer instruction queue writes 14029490Sandreas.hansson@arm.comsystem.cpu1.iq.int_inst_queue_wakeup_accesses 15830008 # Number of integer instruction queue wakeup accesses 14039490Sandreas.hansson@arm.comsystem.cpu1.iq.fp_inst_queue_reads 252581 # Number of floating instruction queue reads 14049490Sandreas.hansson@arm.comsystem.cpu1.iq.fp_inst_queue_writes 122599 # Number of floating instruction queue writes 14059490Sandreas.hansson@arm.comsystem.cpu1.iq.fp_inst_queue_wakeup_accesses 119620 # Number of floating instruction queue wakeup accesses 14069490Sandreas.hansson@arm.comsystem.cpu1.iq.int_alu_accesses 16382145 # Number of integer alu accesses 14079490Sandreas.hansson@arm.comsystem.cpu1.iq.fp_alu_accesses 131871 # Number of floating point alu accesses 14089490Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.forwLoads 151965 # Number of loads that had data forwarded from stores 14098464SN/Asystem.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 14109490Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.squashedLoads 456957 # Number of loads squashed 14119490Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.ignoredResponses 998 # Number of memory responses ignored because the instruction is squashed 14129490Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.memOrderViolation 3692 # Number of memory ordering violations 14139490Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.squashedStores 187617 # Number of stores squashed 14148464SN/Asystem.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 14158464SN/Asystem.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 14169490Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.rescheduledLoads 5626 # Number of loads that were rescheduled 14179490Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.cacheBlocked 16438 # Number of times an access to memory failed due to the cache being blocked 14188464SN/Asystem.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 14199490Sandreas.hansson@arm.comsystem.cpu1.iew.iewSquashCycles 423041 # Number of cycles IEW is squashing 14209490Sandreas.hansson@arm.comsystem.cpu1.iew.iewBlockCycles 2638422 # Number of cycles IEW is blocking 14219490Sandreas.hansson@arm.comsystem.cpu1.iew.iewUnblockCycles 162147 # Number of cycles IEW is unblocking 14229490Sandreas.hansson@arm.comsystem.cpu1.iew.iewDispatchedInsts 18437863 # Number of instructions dispatched to IQ 14239490Sandreas.hansson@arm.comsystem.cpu1.iew.iewDispSquashedInsts 211636 # Number of squashed instructions skipped by dispatch 14249490Sandreas.hansson@arm.comsystem.cpu1.iew.iewDispLoadInsts 3246585 # Number of dispatched load instructions 14259490Sandreas.hansson@arm.comsystem.cpu1.iew.iewDispStoreInsts 2021315 # Number of dispatched store instructions 14269490Sandreas.hansson@arm.comsystem.cpu1.iew.iewDispNonSpecInsts 643129 # Number of dispatched non-speculative instructions 14279490Sandreas.hansson@arm.comsystem.cpu1.iew.iewIQFullEvents 60084 # Number of times the IQ has become full, causing a stall 14289490Sandreas.hansson@arm.comsystem.cpu1.iew.iewLSQFullEvents 2152 # Number of times the LSQ has become full, causing a stall 14299490Sandreas.hansson@arm.comsystem.cpu1.iew.memOrderViolationEvents 3692 # Number of memory order violations 14309490Sandreas.hansson@arm.comsystem.cpu1.iew.predictedTakenIncorrect 66784 # Number of branches that were predicted taken incorrectly 14319490Sandreas.hansson@arm.comsystem.cpu1.iew.predictedNotTakenIncorrect 149088 # Number of branches that were predicted not taken incorrectly 14329490Sandreas.hansson@arm.comsystem.cpu1.iew.branchMispredicts 215872 # Number of branch mispredicts detected at execute 14339490Sandreas.hansson@arm.comsystem.cpu1.iew.iewExecutedInsts 16080551 # Number of executed instructions 14349490Sandreas.hansson@arm.comsystem.cpu1.iew.iewExecLoadInsts 3090638 # Number of load instructions executed 14359490Sandreas.hansson@arm.comsystem.cpu1.iew.iewExecSquashedInsts 156181 # Number of squashed instructions skipped in execute 14368464SN/Asystem.cpu1.iew.exec_swp 0 # number of swp insts executed 14379490Sandreas.hansson@arm.comsystem.cpu1.iew.exec_nop 989430 # number of nop insts executed 14389490Sandreas.hansson@arm.comsystem.cpu1.iew.exec_refs 5015230 # number of memory reference insts executed 14399490Sandreas.hansson@arm.comsystem.cpu1.iew.exec_branches 2535241 # Number of branches executed 14409490Sandreas.hansson@arm.comsystem.cpu1.iew.exec_stores 1924592 # Number of stores executed 14419490Sandreas.hansson@arm.comsystem.cpu1.iew.exec_rate 0.567378 # Inst execution rate 14429490Sandreas.hansson@arm.comsystem.cpu1.iew.wb_sent 15988482 # cumulative count of insts sent to commit 14439490Sandreas.hansson@arm.comsystem.cpu1.iew.wb_count 15949628 # cumulative count of insts written-back 14449490Sandreas.hansson@arm.comsystem.cpu1.iew.wb_producers 7724743 # num instructions producing a value 14459490Sandreas.hansson@arm.comsystem.cpu1.iew.wb_consumers 10881499 # num instructions consuming a value 14468464SN/Asystem.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 14479490Sandreas.hansson@arm.comsystem.cpu1.iew.wb_rate 0.562759 # insts written-back per cycle 14489490Sandreas.hansson@arm.comsystem.cpu1.iew.wb_fanout 0.709897 # average fanout of values written-back 14498464SN/Asystem.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 14509490Sandreas.hansson@arm.comsystem.cpu1.commit.commitSquashedInsts 2575173 # The number of squashed insts skipped by commit 14519490Sandreas.hansson@arm.comsystem.cpu1.commit.commitNonSpecStalls 203971 # The number of times commit has been forced to stall to communicate backwards 14529490Sandreas.hansson@arm.comsystem.cpu1.commit.branchMispredicts 201824 # The number of times a branch was mispredicted 14539490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::samples 25215233 # Number of insts commited each cycle 14549490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::mean 0.626683 # Number of insts commited each cycle 14559490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::stdev 1.561616 # Number of insts commited each cycle 14568464SN/Asystem.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 14579490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::0 19361338 76.78% 76.78% # Number of insts commited each cycle 14589490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::1 2499341 9.91% 86.70% # Number of insts commited each cycle 14599490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::2 1261575 5.00% 91.70% # Number of insts commited each cycle 14609490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::3 645749 2.56% 94.26% # Number of insts commited each cycle 14619490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::4 410067 1.63% 95.89% # Number of insts commited each cycle 14629490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::5 193046 0.77% 96.65% # Number of insts commited each cycle 14639490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::6 184525 0.73% 97.38% # Number of insts commited each cycle 14649490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::7 147171 0.58% 97.97% # Number of insts commited each cycle 14659490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::8 512421 2.03% 100.00% # Number of insts commited each cycle 14668464SN/Asystem.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 14678464SN/Asystem.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 14688464SN/Asystem.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 14699490Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::total 25215233 # Number of insts commited each cycle 14709490Sandreas.hansson@arm.comsystem.cpu1.commit.committedInsts 15801951 # Number of instructions committed 14719490Sandreas.hansson@arm.comsystem.cpu1.commit.committedOps 15801951 # Number of ops (including micro ops) committed 14728464SN/Asystem.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 14739490Sandreas.hansson@arm.comsystem.cpu1.commit.refs 4623326 # Number of memory references committed 14749490Sandreas.hansson@arm.comsystem.cpu1.commit.loads 2789628 # Number of loads committed 14759490Sandreas.hansson@arm.comsystem.cpu1.commit.membars 68640 # Number of memory barriers committed 14769490Sandreas.hansson@arm.comsystem.cpu1.commit.branches 2366242 # Number of branches committed 14779490Sandreas.hansson@arm.comsystem.cpu1.commit.fp_insts 118314 # Number of committed floating point instructions. 14789490Sandreas.hansson@arm.comsystem.cpu1.commit.int_insts 14589318 # Number of committed integer instructions. 14799490Sandreas.hansson@arm.comsystem.cpu1.commit.function_calls 250839 # Number of function calls committed. 14809490Sandreas.hansson@arm.comsystem.cpu1.commit.bw_lim_events 512421 # number cycles where commit BW limit reached 14818464SN/Asystem.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits 14829490Sandreas.hansson@arm.comsystem.cpu1.rob.rob_reads 42991260 # The number of ROB reads 14839490Sandreas.hansson@arm.comsystem.cpu1.rob.rob_writes 37176651 # The number of ROB writes 14849490Sandreas.hansson@arm.comsystem.cpu1.timesIdled 292999 # Number of times that the entire CPU went into an idle state and unscheduled itself 14859490Sandreas.hansson@arm.comsystem.cpu1.idleCycles 2703576 # Total number of cycles that the CPU has spent unscheduled due to idling 14869490Sandreas.hansson@arm.comsystem.cpu1.quiesceCycles 3768655732 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 14879490Sandreas.hansson@arm.comsystem.cpu1.committedInsts 14927555 # Number of Instructions Simulated 14889490Sandreas.hansson@arm.comsystem.cpu1.committedOps 14927555 # Number of Ops (including micro ops) Simulated 14899490Sandreas.hansson@arm.comsystem.cpu1.committedInsts_total 14927555 # Number of Instructions Simulated 14909490Sandreas.hansson@arm.comsystem.cpu1.cpi 1.898626 # CPI: Cycles Per Instruction 14919490Sandreas.hansson@arm.comsystem.cpu1.cpi_total 1.898626 # CPI: Total CPI of All Threads 14929490Sandreas.hansson@arm.comsystem.cpu1.ipc 0.526697 # IPC: Instructions Per Cycle 14939490Sandreas.hansson@arm.comsystem.cpu1.ipc_total 0.526697 # IPC: Total IPC of All Threads 14949490Sandreas.hansson@arm.comsystem.cpu1.int_regfile_reads 20802804 # number of integer regfile reads 14959490Sandreas.hansson@arm.comsystem.cpu1.int_regfile_writes 11409368 # number of integer regfile writes 14969490Sandreas.hansson@arm.comsystem.cpu1.fp_regfile_reads 63889 # number of floating regfile reads 14979490Sandreas.hansson@arm.comsystem.cpu1.fp_regfile_writes 64169 # number of floating regfile writes 14989490Sandreas.hansson@arm.comsystem.cpu1.misc_regfile_reads 688257 # number of misc regfile reads 14999490Sandreas.hansson@arm.comsystem.cpu1.misc_regfile_writes 294653 # number of misc regfile writes 15009490Sandreas.hansson@arm.comsystem.cpu1.icache.replacements 359909 # number of replacements 15019490Sandreas.hansson@arm.comsystem.cpu1.icache.tagsinuse 505.656535 # Cycle average of tags in use 15029490Sandreas.hansson@arm.comsystem.cpu1.icache.total_refs 2054105 # Total number of references to valid blocks. 15039490Sandreas.hansson@arm.comsystem.cpu1.icache.sampled_refs 360421 # Sample count of references to valid blocks. 15049490Sandreas.hansson@arm.comsystem.cpu1.icache.avg_refs 5.699182 # Average number of references to valid blocks. 15059490Sandreas.hansson@arm.comsystem.cpu1.icache.warmup_cycle 43308699500 # Cycle when the warmup percentage was hit. 15069490Sandreas.hansson@arm.comsystem.cpu1.icache.occ_blocks::cpu1.inst 505.656535 # Average occupied blocks per requestor 15079490Sandreas.hansson@arm.comsystem.cpu1.icache.occ_percent::cpu1.inst 0.987610 # Average percentage of cache occupancy 15089490Sandreas.hansson@arm.comsystem.cpu1.icache.occ_percent::total 0.987610 # Average percentage of cache occupancy 15099490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 2054105 # number of ReadReq hits 15109490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::total 2054105 # number of ReadReq hits 15119490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 2054105 # number of demand (read+write) hits 15129490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::total 2054105 # number of demand (read+write) hits 15139490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 2054105 # number of overall hits 15149490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::total 2054105 # number of overall hits 15159490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 376623 # number of ReadReq misses 15169490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::total 376623 # number of ReadReq misses 15179490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 376623 # number of demand (read+write) misses 15189490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::total 376623 # number of demand (read+write) misses 15199490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 376623 # number of overall misses 15209490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::total 376623 # number of overall misses 15219490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 5258660997 # number of ReadReq miss cycles 15229490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 5258660997 # number of ReadReq miss cycles 15239490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 5258660997 # number of demand (read+write) miss cycles 15249490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::total 5258660997 # number of demand (read+write) miss cycles 15259490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 5258660997 # number of overall miss cycles 15269490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::total 5258660997 # number of overall miss cycles 15279490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 2430728 # number of ReadReq accesses(hits+misses) 15289490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::total 2430728 # number of ReadReq accesses(hits+misses) 15299490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 2430728 # number of demand (read+write) accesses 15309490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::total 2430728 # number of demand (read+write) accesses 15319490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 2430728 # number of overall (read+write) accesses 15329490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::total 2430728 # number of overall (read+write) accesses 15339490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.154942 # miss rate for ReadReq accesses 15349490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.154942 # miss rate for ReadReq accesses 15359490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.154942 # miss rate for demand accesses 15369490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.154942 # miss rate for demand accesses 15379490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.154942 # miss rate for overall accesses 15389490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.154942 # miss rate for overall accesses 15399490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13962.665575 # average ReadReq miss latency 15409490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 13962.665575 # average ReadReq miss latency 15419490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13962.665575 # average overall miss latency 15429490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 13962.665575 # average overall miss latency 15439490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13962.665575 # average overall miss latency 15449490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 13962.665575 # average overall miss latency 15459490Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 2479 # number of cycles access was blocked 15469490Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 1476 # number of cycles access was blocked 15479490Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 54 # number of cycles access was blocked 15489490Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked 15499490Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs 45.907407 # average number of cycles each access was blocked 15509490Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets 1476 # average number of cycles each access was blocked 15518464SN/Asystem.cpu1.icache.fast_writes 0 # number of fast writes performed 15528464SN/Asystem.cpu1.icache.cache_copies 0 # number of cache copies performed 15539490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 16134 # number of ReadReq MSHR hits 15549490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_hits::total 16134 # number of ReadReq MSHR hits 15559490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_hits::cpu1.inst 16134 # number of demand (read+write) MSHR hits 15569490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_hits::total 16134 # number of demand (read+write) MSHR hits 15579490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_hits::cpu1.inst 16134 # number of overall MSHR hits 15589490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_hits::total 16134 # number of overall MSHR hits 15599490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 360489 # number of ReadReq MSHR misses 15609490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 360489 # number of ReadReq MSHR misses 15619490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 360489 # number of demand (read+write) MSHR misses 15629490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::total 360489 # number of demand (read+write) MSHR misses 15639490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 360489 # number of overall MSHR misses 15649490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::total 360489 # number of overall MSHR misses 15659490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 4342433998 # number of ReadReq MSHR miss cycles 15669490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 4342433998 # number of ReadReq MSHR miss cycles 15679490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 4342433998 # number of demand (read+write) MSHR miss cycles 15689490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 4342433998 # number of demand (read+write) MSHR miss cycles 15699490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 4342433998 # number of overall MSHR miss cycles 15709490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 4342433998 # number of overall MSHR miss cycles 15719490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.148305 # mshr miss rate for ReadReq accesses 15729490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.148305 # mshr miss rate for ReadReq accesses 15739490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.148305 # mshr miss rate for demand accesses 15749490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.148305 # mshr miss rate for demand accesses 15759490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.148305 # mshr miss rate for overall accesses 15769490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.148305 # mshr miss rate for overall accesses 15779490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12045.954240 # average ReadReq mshr miss latency 15789490Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12045.954240 # average ReadReq mshr miss latency 15799490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12045.954240 # average overall mshr miss latency 15809490Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 12045.954240 # average overall mshr miss latency 15819490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12045.954240 # average overall mshr miss latency 15829490Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 12045.954240 # average overall mshr miss latency 15838464SN/Asystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 15849490Sandreas.hansson@arm.comsystem.cpu1.dcache.replacements 377681 # number of replacements 15859490Sandreas.hansson@arm.comsystem.cpu1.dcache.tagsinuse 497.778191 # Cycle average of tags in use 15869490Sandreas.hansson@arm.comsystem.cpu1.dcache.total_refs 3769592 # Total number of references to valid blocks. 15879490Sandreas.hansson@arm.comsystem.cpu1.dcache.sampled_refs 378084 # Sample count of references to valid blocks. 15889490Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_refs 9.970250 # Average number of references to valid blocks. 15899490Sandreas.hansson@arm.comsystem.cpu1.dcache.warmup_cycle 35370260000 # Cycle when the warmup percentage was hit. 15909490Sandreas.hansson@arm.comsystem.cpu1.dcache.occ_blocks::cpu1.data 497.778191 # Average occupied blocks per requestor 15919490Sandreas.hansson@arm.comsystem.cpu1.dcache.occ_percent::cpu1.data 0.972223 # Average percentage of cache occupancy 15929490Sandreas.hansson@arm.comsystem.cpu1.dcache.occ_percent::total 0.972223 # Average percentage of cache occupancy 15939490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 2307913 # number of ReadReq hits 15949490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::total 2307913 # number of ReadReq hits 15959490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 1365825 # number of WriteReq hits 15969490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::total 1365825 # number of WriteReq hits 15979490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 47088 # number of LoadLockedReq hits 15989490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 47088 # number of LoadLockedReq hits 15999490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 50932 # number of StoreCondReq hits 16009490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 50932 # number of StoreCondReq hits 16019490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 3673738 # number of demand (read+write) hits 16029490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::total 3673738 # number of demand (read+write) hits 16039490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 3673738 # number of overall hits 16049490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::total 3673738 # number of overall hits 16059490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 542018 # number of ReadReq misses 16069490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::total 542018 # number of ReadReq misses 16079490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 408775 # number of WriteReq misses 16089490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::total 408775 # number of WriteReq misses 16099490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 9102 # number of LoadLockedReq misses 16109490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 9102 # number of LoadLockedReq misses 16119490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 780 # number of StoreCondReq misses 16129490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 780 # number of StoreCondReq misses 16139490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 950793 # number of demand (read+write) misses 16149490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::total 950793 # number of demand (read+write) misses 16159490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 950793 # number of overall misses 16169490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::total 950793 # number of overall misses 16179490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 8456828000 # number of ReadReq miss cycles 16189490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 8456828000 # number of ReadReq miss cycles 16199490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 13523509258 # number of WriteReq miss cycles 16209490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 13523509258 # number of WriteReq miss cycles 16219490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 132387000 # number of LoadLockedReq miss cycles 16229490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 132387000 # number of LoadLockedReq miss cycles 16239490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 5554000 # number of StoreCondReq miss cycles 16249490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 5554000 # number of StoreCondReq miss cycles 16259490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 21980337258 # number of demand (read+write) miss cycles 16269490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::total 21980337258 # number of demand (read+write) miss cycles 16279490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 21980337258 # number of overall miss cycles 16289490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::total 21980337258 # number of overall miss cycles 16299490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 2849931 # number of ReadReq accesses(hits+misses) 16309490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 2849931 # number of ReadReq accesses(hits+misses) 16319490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 1774600 # number of WriteReq accesses(hits+misses) 16329490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 1774600 # number of WriteReq accesses(hits+misses) 16339490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 56190 # number of LoadLockedReq accesses(hits+misses) 16349490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 56190 # number of LoadLockedReq accesses(hits+misses) 16359490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 51712 # number of StoreCondReq accesses(hits+misses) 16369490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 51712 # number of StoreCondReq accesses(hits+misses) 16379490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 4624531 # number of demand (read+write) accesses 16389490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::total 4624531 # number of demand (read+write) accesses 16399490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 4624531 # number of overall (read+write) accesses 16409490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::total 4624531 # number of overall (read+write) accesses 16419490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.190186 # miss rate for ReadReq accesses 16429490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.190186 # miss rate for ReadReq accesses 16439490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.230348 # miss rate for WriteReq accesses 16449490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.230348 # miss rate for WriteReq accesses 16459490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.161986 # miss rate for LoadLockedReq accesses 16469490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.161986 # miss rate for LoadLockedReq accesses 16479490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.015084 # miss rate for StoreCondReq accesses 16489490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.015084 # miss rate for StoreCondReq accesses 16499490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.205598 # miss rate for demand accesses 16509490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.205598 # miss rate for demand accesses 16519490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.205598 # miss rate for overall accesses 16529490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.205598 # miss rate for overall accesses 16539490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15602.485526 # average ReadReq miss latency 16549490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 15602.485526 # average ReadReq miss latency 16559490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33083.014514 # average WriteReq miss latency 16569490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 33083.014514 # average WriteReq miss latency 16579490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14544.825313 # average LoadLockedReq miss latency 16589490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14544.825313 # average LoadLockedReq miss latency 16599490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7120.512821 # average StoreCondReq miss latency 16609490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7120.512821 # average StoreCondReq miss latency 16619490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 23117.899751 # average overall miss latency 16629490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 23117.899751 # average overall miss latency 16639490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 23117.899751 # average overall miss latency 16649490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 23117.899751 # average overall miss latency 16659490Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 393760 # number of cycles access was blocked 16669459Ssaidi@eecs.umich.edusystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 16679490Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 7994 # number of cycles access was blocked 16689459Ssaidi@eecs.umich.edusystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 16699490Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs 49.256943 # average number of cycles each access was blocked 16709459Ssaidi@eecs.umich.edusystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 16718464SN/Asystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 16728464SN/Asystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 16739490Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::writebacks 289966 # number of writebacks 16749490Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::total 289966 # number of writebacks 16759490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 235266 # number of ReadReq MSHR hits 16769490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 235266 # number of ReadReq MSHR hits 16779490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 338145 # number of WriteReq MSHR hits 16789490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 338145 # number of WriteReq MSHR hits 16799490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1764 # number of LoadLockedReq MSHR hits 16809490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 1764 # number of LoadLockedReq MSHR hits 16819490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 573411 # number of demand (read+write) MSHR hits 16829490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 573411 # number of demand (read+write) MSHR hits 16839490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 573411 # number of overall MSHR hits 16849490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 573411 # number of overall MSHR hits 16859490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 306752 # number of ReadReq MSHR misses 16869490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 306752 # number of ReadReq MSHR misses 16879490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 70630 # number of WriteReq MSHR misses 16889490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 70630 # number of WriteReq MSHR misses 16899490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 7338 # number of LoadLockedReq MSHR misses 16909490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 7338 # number of LoadLockedReq MSHR misses 16919490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 780 # number of StoreCondReq MSHR misses 16929490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 780 # number of StoreCondReq MSHR misses 16939490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 377382 # number of demand (read+write) MSHR misses 16949490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 377382 # number of demand (read+write) MSHR misses 16959490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 377382 # number of overall MSHR misses 16969490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 377382 # number of overall MSHR misses 16979490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 4029157000 # number of ReadReq MSHR miss cycles 16989490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 4029157000 # number of ReadReq MSHR miss cycles 16999490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2036960738 # number of WriteReq MSHR miss cycles 17009490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 2036960738 # number of WriteReq MSHR miss cycles 17019490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 87414000 # number of LoadLockedReq MSHR miss cycles 17029490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 87414000 # number of LoadLockedReq MSHR miss cycles 17039490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3994000 # number of StoreCondReq MSHR miss cycles 17049490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3994000 # number of StoreCondReq MSHR miss cycles 17059490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 6066117738 # number of demand (read+write) MSHR miss cycles 17069490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 6066117738 # number of demand (read+write) MSHR miss cycles 17079490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 6066117738 # number of overall MSHR miss cycles 17089490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 6066117738 # number of overall MSHR miss cycles 17099490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 491781000 # number of ReadReq MSHR uncacheable cycles 17109490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 491781000 # number of ReadReq MSHR uncacheable cycles 17119490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 942840000 # number of WriteReq MSHR uncacheable cycles 17129490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 942840000 # number of WriteReq MSHR uncacheable cycles 17139490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1434621000 # number of overall MSHR uncacheable cycles 17149490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 1434621000 # number of overall MSHR uncacheable cycles 17159490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.107635 # mshr miss rate for ReadReq accesses 17169490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.107635 # mshr miss rate for ReadReq accesses 17179490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.039801 # mshr miss rate for WriteReq accesses 17189490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.039801 # mshr miss rate for WriteReq accesses 17199490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.130593 # mshr miss rate for LoadLockedReq accesses 17209490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.130593 # mshr miss rate for LoadLockedReq accesses 17219490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.015084 # mshr miss rate for StoreCondReq accesses 17229490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.015084 # mshr miss rate for StoreCondReq accesses 17239490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.081604 # mshr miss rate for demand accesses 17249490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.081604 # mshr miss rate for demand accesses 17259490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.081604 # mshr miss rate for overall accesses 17269490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.081604 # mshr miss rate for overall accesses 17279490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13134.900506 # average ReadReq mshr miss latency 17289490Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13134.900506 # average ReadReq mshr miss latency 17299490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28839.880193 # average WriteReq mshr miss latency 17309490Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28839.880193 # average WriteReq mshr miss latency 17319490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11912.510221 # average LoadLockedReq mshr miss latency 17329490Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11912.510221 # average LoadLockedReq mshr miss latency 17339490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5120.512821 # average StoreCondReq mshr miss latency 17349490Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5120.512821 # average StoreCondReq mshr miss latency 17359490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16074.210582 # average overall mshr miss latency 17369490Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 16074.210582 # average overall mshr miss latency 17379490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16074.210582 # average overall mshr miss latency 17389490Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 16074.210582 # average overall mshr miss latency 17398835SAli.Saidi@ARM.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 17409055Ssaidi@eecs.umich.edusystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 17418835SAli.Saidi@ARM.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 17429055Ssaidi@eecs.umich.edusystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 17438835SAli.Saidi@ARM.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 17449055Ssaidi@eecs.umich.edusystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 17458464SN/Asystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 17468464SN/Asystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 17479490Sandreas.hansson@arm.comsystem.cpu0.kern.inst.quiesce 4837 # number of quiesce instructions executed 17489490Sandreas.hansson@arm.comsystem.cpu0.kern.inst.hwrei 159566 # number of hwrei instructions executed 17499490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_count::0 54412 39.60% 39.60% # number of times we switched to this ipl 17509490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_count::21 131 0.10% 39.69% # number of times we switched to this ipl 17519490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_count::22 1925 1.40% 41.09% # number of times we switched to this ipl 17529490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_count::30 16 0.01% 41.10% # number of times we switched to this ipl 17539490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_count::31 80931 58.90% 100.00% # number of times we switched to this ipl 17549490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_count::total 137415 # number of times we switched to this ipl 17559490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_good::0 53531 49.06% 49.06% # number of times we switched to this ipl from a different ipl 17569490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_good::21 131 0.12% 49.18% # number of times we switched to this ipl from a different ipl 17579490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_good::22 1925 1.76% 50.94% # number of times we switched to this ipl from a different ipl 17589490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_good::30 16 0.01% 50.96% # number of times we switched to this ipl from a different ipl 17599490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_good::31 53515 49.04% 100.00% # number of times we switched to this ipl from a different ipl 17609490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_good::total 109118 # number of times we switched to this ipl from a different ipl 17619490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_ticks::0 1866933879000 98.32% 98.32% # number of cycles we spent at this ipl 17629490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_ticks::21 62852000 0.00% 98.32% # number of cycles we spent at this ipl 17639490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_ticks::22 558860500 0.03% 98.35% # number of cycles we spent at this ipl 17649490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_ticks::30 8730000 0.00% 98.35% # number of cycles we spent at this ipl 17659490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_ticks::31 31246000500 1.65% 100.00% # number of cycles we spent at this ipl 17669490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_ticks::total 1898810322000 # number of cycles we spent at this ipl 17679490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_used::0 0.983809 # fraction of swpipl calls that actually changed the ipl 17688464SN/Asystem.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 17698464SN/Asystem.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 17708464SN/Asystem.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 17719490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_used::31 0.661242 # fraction of swpipl calls that actually changed the ipl 17729490Sandreas.hansson@arm.comsystem.cpu0.kern.ipl_used::total 0.794076 # fraction of swpipl calls that actually changed the ipl 17739459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::2 7 3.47% 3.47% # number of syscalls executed 17749459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::3 16 7.92% 11.39% # number of syscalls executed 17759459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::4 4 1.98% 13.37% # number of syscalls executed 17769459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::6 29 14.36% 27.72% # number of syscalls executed 17779459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::12 1 0.50% 28.22% # number of syscalls executed 17789459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::17 9 4.46% 32.67% # number of syscalls executed 17799459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::19 7 3.47% 36.14% # number of syscalls executed 17809459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::20 4 1.98% 38.12% # number of syscalls executed 17819459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::23 1 0.50% 38.61% # number of syscalls executed 17829459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::24 3 1.49% 40.10% # number of syscalls executed 17839459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::33 7 3.47% 43.56% # number of syscalls executed 17849459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::41 2 0.99% 44.55% # number of syscalls executed 17859459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::45 34 16.83% 61.39% # number of syscalls executed 17869459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::47 3 1.49% 62.87% # number of syscalls executed 17879459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::48 8 3.96% 66.83% # number of syscalls executed 17889459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::54 9 4.46% 71.29% # number of syscalls executed 17899459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::58 1 0.50% 71.78% # number of syscalls executed 17909459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::59 5 2.48% 74.26% # number of syscalls executed 17919459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::71 25 12.38% 86.63% # number of syscalls executed 17929459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::73 3 1.49% 88.12% # number of syscalls executed 17939459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::74 6 2.97% 91.09% # number of syscalls executed 17949459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::87 1 0.50% 91.58% # number of syscalls executed 17959459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::90 2 0.99% 92.57% # number of syscalls executed 17969459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::92 7 3.47% 96.04% # number of syscalls executed 17979459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::97 2 0.99% 97.03% # number of syscalls executed 17989459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::98 2 0.99% 98.02% # number of syscalls executed 17999459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::132 1 0.50% 98.51% # number of syscalls executed 18009459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::144 1 0.50% 99.01% # number of syscalls executed 18019459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::147 2 0.99% 100.00% # number of syscalls executed 18029459Ssaidi@eecs.umich.edusystem.cpu0.kern.syscall::total 202 # number of syscalls executed 18038464SN/Asystem.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 18049490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::wripir 107 0.07% 0.07% # number of callpals executed 18059490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::wrmces 1 0.00% 0.08% # number of callpals executed 18069490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::wrfen 1 0.00% 0.08% # number of callpals executed 18079490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::wrvptptr 1 0.00% 0.08% # number of callpals executed 18089490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::swpctx 2838 1.96% 2.03% # number of callpals executed 18099490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::tbi 48 0.03% 2.07% # number of callpals executed 18109490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::wrent 7 0.00% 2.07% # number of callpals executed 18119490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::swpipl 131134 90.46% 92.54% # number of callpals executed 18129490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::rdps 6127 4.23% 96.76% # number of callpals executed 18139490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::wrkgp 1 0.00% 96.76% # number of callpals executed 18149490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::wrusp 3 0.00% 96.77% # number of callpals executed 18159490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::rdusp 8 0.01% 96.77% # number of callpals executed 18169490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::whami 2 0.00% 96.77% # number of callpals executed 18179490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::rti 4208 2.90% 99.68% # number of callpals executed 18189490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::callsys 333 0.23% 99.91% # number of callpals executed 18199490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::imb 137 0.09% 100.00% # number of callpals executed 18209490Sandreas.hansson@arm.comsystem.cpu0.kern.callpal::total 144957 # number of callpals executed 18219490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_switch::kernel 6180 # number of protection mode switches 18229490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_switch::user 1258 # number of protection mode switches 18238464SN/Asystem.cpu0.kern.mode_switch::idle 0 # number of protection mode switches 18249490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_good::kernel 1257 18259490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_good::user 1258 18268464SN/Asystem.cpu0.kern.mode_good::idle 0 18279490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_switch_good::kernel 0.203398 # fraction of useful protection mode switches 18288464SN/Asystem.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 18298983Snate@binkert.orgsystem.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches 18309490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_switch_good::total 0.338129 # fraction of useful protection mode switches 18319490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_ticks::kernel 1896878389500 99.90% 99.90% # number of ticks spent at the given mode 18329490Sandreas.hansson@arm.comsystem.cpu0.kern.mode_ticks::user 1931924500 0.10% 100.00% # number of ticks spent at the given mode 18338464SN/Asystem.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode 18349490Sandreas.hansson@arm.comsystem.cpu0.kern.swap_context 2839 # number of times the context was actually changed 18358464SN/Asystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 18369490Sandreas.hansson@arm.comsystem.cpu1.kern.inst.quiesce 3835 # number of quiesce instructions executed 18379490Sandreas.hansson@arm.comsystem.cpu1.kern.inst.hwrei 77998 # number of hwrei instructions executed 18389490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_count::0 27220 39.42% 39.42% # number of times we switched to this ipl 18399490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_count::22 1923 2.78% 42.20% # number of times we switched to this ipl 18409490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_count::30 107 0.15% 42.36% # number of times we switched to this ipl 18419490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_count::31 39804 57.64% 100.00% # number of times we switched to this ipl 18429490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_count::total 69054 # number of times we switched to this ipl 18439490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_good::0 26724 48.26% 48.26% # number of times we switched to this ipl from a different ipl 18449490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_good::22 1923 3.47% 51.74% # number of times we switched to this ipl from a different ipl 18459490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_good::30 107 0.19% 51.93% # number of times we switched to this ipl from a different ipl 18469490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_good::31 26617 48.07% 100.00% # number of times we switched to this ipl from a different ipl 18479490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_good::total 55371 # number of times we switched to this ipl from a different ipl 18489490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_ticks::0 1869610475000 98.48% 98.48% # number of cycles we spent at this ipl 18499490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_ticks::22 533425500 0.03% 98.51% # number of cycles we spent at this ipl 18509490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_ticks::30 50588500 0.00% 98.51% # number of cycles we spent at this ipl 18519490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_ticks::31 28306196500 1.49% 100.00% # number of cycles we spent at this ipl 18529490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_ticks::total 1898500685500 # number of cycles we spent at this ipl 18539490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_used::0 0.981778 # fraction of swpipl calls that actually changed the ipl 18548464SN/Asystem.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 18558464SN/Asystem.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 18569490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_used::31 0.668702 # fraction of swpipl calls that actually changed the ipl 18579490Sandreas.hansson@arm.comsystem.cpu1.kern.ipl_used::total 0.801851 # fraction of swpipl calls that actually changed the ipl 18589459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::2 1 0.81% 0.81% # number of syscalls executed 18599459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::3 14 11.29% 12.10% # number of syscalls executed 18609459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::6 13 10.48% 22.58% # number of syscalls executed 18619459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::15 1 0.81% 23.39% # number of syscalls executed 18629459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::17 6 4.84% 28.23% # number of syscalls executed 18639459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::19 3 2.42% 30.65% # number of syscalls executed 18649459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::20 2 1.61% 32.26% # number of syscalls executed 18659459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::23 3 2.42% 34.68% # number of syscalls executed 18669459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::24 3 2.42% 37.10% # number of syscalls executed 18679459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::33 4 3.23% 40.32% # number of syscalls executed 18689459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::45 20 16.13% 56.45% # number of syscalls executed 18699459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::47 3 2.42% 58.87% # number of syscalls executed 18709459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::48 2 1.61% 60.48% # number of syscalls executed 18719459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::54 1 0.81% 61.29% # number of syscalls executed 18729459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::59 2 1.61% 62.90% # number of syscalls executed 18739459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::71 29 23.39% 86.29% # number of syscalls executed 18749459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::74 10 8.06% 94.35% # number of syscalls executed 18759459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::90 1 0.81% 95.16% # number of syscalls executed 18769459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::92 2 1.61% 96.77% # number of syscalls executed 18779459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::132 3 2.42% 99.19% # number of syscalls executed 18789459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::144 1 0.81% 100.00% # number of syscalls executed 18799459Ssaidi@eecs.umich.edusystem.cpu1.kern.syscall::total 124 # number of syscalls executed 18808464SN/Asystem.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 18819490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::wripir 16 0.02% 0.02% # number of callpals executed 18829490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::wrmces 1 0.00% 0.03% # number of callpals executed 18839490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::wrfen 1 0.00% 0.03% # number of callpals executed 18849490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::swpctx 1407 1.97% 2.00% # number of callpals executed 18859490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::tbi 6 0.01% 2.01% # number of callpals executed 18869490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::wrent 7 0.01% 2.02% # number of callpals executed 18879490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::swpipl 64017 89.75% 91.76% # number of callpals executed 18889490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::rdps 2632 3.69% 95.45% # number of callpals executed 18899490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::wrkgp 1 0.00% 95.45% # number of callpals executed 18909490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::wrusp 4 0.01% 95.46% # number of callpals executed 18919490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::rdusp 1 0.00% 95.46% # number of callpals executed 18929490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::whami 3 0.00% 95.47% # number of callpals executed 18939490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::rti 3006 4.21% 99.68% # number of callpals executed 18949490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::callsys 184 0.26% 99.94% # number of callpals executed 18959490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::imb 43 0.06% 100.00% # number of callpals executed 18968464SN/Asystem.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed 18979490Sandreas.hansson@arm.comsystem.cpu1.kern.callpal::total 71331 # number of callpals executed 18989490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_switch::kernel 1876 # number of protection mode switches 18999459Ssaidi@eecs.umich.edusystem.cpu1.kern.mode_switch::user 488 # number of protection mode switches 19009490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_switch::idle 2061 # number of protection mode switches 19019490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_good::kernel 557 19029459Ssaidi@eecs.umich.edusystem.cpu1.kern.mode_good::user 488 19039490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_good::idle 69 19049490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_switch_good::kernel 0.296908 # fraction of useful protection mode switches 19058464SN/Asystem.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 19069490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_switch_good::idle 0.033479 # fraction of useful protection mode switches 19079490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_switch_good::total 0.251751 # fraction of useful protection mode switches 19089490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_ticks::kernel 39690497500 2.09% 2.09% # number of ticks spent at the given mode 19099490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_ticks::user 850597000 0.04% 2.14% # number of ticks spent at the given mode 19109490Sandreas.hansson@arm.comsystem.cpu1.kern.mode_ticks::idle 1857949530000 97.86% 100.00% # number of ticks spent at the given mode 19119490Sandreas.hansson@arm.comsystem.cpu1.kern.swap_context 1408 # number of times the context was actually changed 19125703SN/A 19135703SN/A---------- End Simulation Statistics ---------- 1914