stats.txt revision 11103
15703SN/A 25703SN/A---------- Begin Simulation Statistics ---------- 311103Snilay@cs.wisc.edusim_seconds 1.906957 # Number of seconds simulated 411103Snilay@cs.wisc.edusim_ticks 1906956794000 # Number of ticks simulated 511103Snilay@cs.wisc.edufinal_tick 1906956794000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 65703SN/Asim_freq 1000000000000 # Frequency of simulated ticks 711103Snilay@cs.wisc.eduhost_inst_rate 101212 # Simulator instruction rate (inst/s) 811103Snilay@cs.wisc.eduhost_op_rate 101212 # Simulator op (including micro ops) rate (op/s) 911103Snilay@cs.wisc.eduhost_tick_rate 3411514986 # Simulator tick rate (ticks/s) 1011103Snilay@cs.wisc.eduhost_mem_usage 375140 # Number of bytes of host memory used 1111103Snilay@cs.wisc.eduhost_seconds 558.98 # Real time elapsed on the host 1211103Snilay@cs.wisc.edusim_insts 56575230 # Number of instructions simulated 1311103Snilay@cs.wisc.edusim_ops 56575230 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu0.inst 862400 # Number of bytes read from this memory 1711103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu0.data 24773696 # Number of bytes read from this memory 1811103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu1.inst 117248 # Number of bytes read from this memory 1911103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu1.data 514752 # Number of bytes read from this memory 2010576Sandreas.hansson@arm.comsystem.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory 2111103Snilay@cs.wisc.edusystem.physmem.bytes_read::total 26269056 # Number of bytes read from this memory 2211103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu0.inst 862400 # Number of instructions bytes read from this memory 2311103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu1.inst 117248 # Number of instructions bytes read from this memory 2411103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 979648 # Number of instructions bytes read from this memory 2511103Snilay@cs.wisc.edusystem.physmem.bytes_written::writebacks 7861568 # Number of bytes written to this memory 2611103Snilay@cs.wisc.edusystem.physmem.bytes_written::total 7861568 # Number of bytes written to this memory 2711103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu0.inst 13475 # Number of read requests responded to by this memory 2811103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu0.data 387089 # Number of read requests responded to by this memory 2911103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu1.inst 1832 # Number of read requests responded to by this memory 3011103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu1.data 8043 # Number of read requests responded to by this memory 3110576Sandreas.hansson@arm.comsystem.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory 3211103Snilay@cs.wisc.edusystem.physmem.num_reads::total 410454 # Number of read requests responded to by this memory 3311103Snilay@cs.wisc.edusystem.physmem.num_writes::writebacks 122837 # Number of write requests responded to by this memory 3411103Snilay@cs.wisc.edusystem.physmem.num_writes::total 122837 # Number of write requests responded to by this memory 3511103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu0.inst 452239 # Total read bandwidth from this memory (bytes/s) 3611103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu0.data 12991220 # Total read bandwidth from this memory (bytes/s) 3711103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu1.inst 61484 # Total read bandwidth from this memory (bytes/s) 3811103Snilay@cs.wisc.edusystem.physmem.bw_read::cpu1.data 269934 # Total read bandwidth from this memory (bytes/s) 3910892Sandreas.hansson@arm.comsystem.physmem.bw_read::tsunami.ide 503 # Total read bandwidth from this memory (bytes/s) 4011103Snilay@cs.wisc.edusystem.physmem.bw_read::total 13775381 # Total read bandwidth from this memory (bytes/s) 4111103Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu0.inst 452239 # Instruction read bandwidth from this memory (bytes/s) 4211103Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu1.inst 61484 # Instruction read bandwidth from this memory (bytes/s) 4311103Snilay@cs.wisc.edusystem.physmem.bw_inst_read::total 513723 # Instruction read bandwidth from this memory (bytes/s) 4411103Snilay@cs.wisc.edusystem.physmem.bw_write::writebacks 4122573 # Write bandwidth from this memory (bytes/s) 4511103Snilay@cs.wisc.edusystem.physmem.bw_write::total 4122573 # Write bandwidth from this memory (bytes/s) 4611103Snilay@cs.wisc.edusystem.physmem.bw_total::writebacks 4122573 # Total bandwidth to/from this memory (bytes/s) 4711103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu0.inst 452239 # Total bandwidth to/from this memory (bytes/s) 4811103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu0.data 12991220 # Total bandwidth to/from this memory (bytes/s) 4911103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu1.inst 61484 # Total bandwidth to/from this memory (bytes/s) 5011103Snilay@cs.wisc.edusystem.physmem.bw_total::cpu1.data 269934 # Total bandwidth to/from this memory (bytes/s) 5110892Sandreas.hansson@arm.comsystem.physmem.bw_total::tsunami.ide 503 # Total bandwidth to/from this memory (bytes/s) 5211103Snilay@cs.wisc.edusystem.physmem.bw_total::total 17897953 # Total bandwidth to/from this memory (bytes/s) 5311103Snilay@cs.wisc.edusystem.physmem.readReqs 410454 # Number of read requests accepted 5411103Snilay@cs.wisc.edusystem.physmem.writeReqs 122837 # Number of write requests accepted 5511103Snilay@cs.wisc.edusystem.physmem.readBursts 410454 # Number of DRAM read bursts, including those serviced by the write queue 5611103Snilay@cs.wisc.edusystem.physmem.writeBursts 122837 # Number of DRAM write bursts, including those merged in the write queue 5711103Snilay@cs.wisc.edusystem.physmem.bytesReadDRAM 26260992 # Total number of bytes read from DRAM 5811103Snilay@cs.wisc.edusystem.physmem.bytesReadWrQ 8064 # Total number of bytes read from write queue 5911103Snilay@cs.wisc.edusystem.physmem.bytesWritten 7860160 # Total number of bytes written to DRAM 6011103Snilay@cs.wisc.edusystem.physmem.bytesReadSys 26269056 # Total read bytes from the system interface side 6111103Snilay@cs.wisc.edusystem.physmem.bytesWrittenSys 7861568 # Total written bytes from the system interface side 6211103Snilay@cs.wisc.edusystem.physmem.servicedByWrQ 126 # Number of DRAM read bursts serviced by the write queue 6310892Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 6411103Snilay@cs.wisc.edusystem.physmem.neitherReadNorWriteReqs 46373 # Number of requests that are neither read nor write 6511103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::0 26161 # Per bank write bursts 6611103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::1 25973 # Per bank write bursts 6711103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::2 26108 # Per bank write bursts 6811103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::3 25765 # Per bank write bursts 6911103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::4 25066 # Per bank write bursts 7011103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::5 25574 # Per bank write bursts 7111103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::6 25905 # Per bank write bursts 7211103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::7 25241 # Per bank write bursts 7311103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::8 25825 # Per bank write bursts 7411103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::9 26325 # Per bank write bursts 7511103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::10 25290 # Per bank write bursts 7611103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::11 25205 # Per bank write bursts 7711103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::12 25472 # Per bank write bursts 7811103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::13 25390 # Per bank write bursts 7911103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::14 25632 # Per bank write bursts 8011103Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::15 25396 # Per bank write bursts 8111103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::0 8442 # Per bank write bursts 8211103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::1 7958 # Per bank write bursts 8311103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::2 8052 # Per bank write bursts 8411103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::3 7723 # Per bank write bursts 8511103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::4 7027 # Per bank write bursts 8611103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::5 7199 # Per bank write bursts 8711103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::6 7428 # Per bank write bursts 8811103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::7 6815 # Per bank write bursts 8911103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::8 7536 # Per bank write bursts 9011103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::9 7897 # Per bank write bursts 9111103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::10 7294 # Per bank write bursts 9211103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::11 7366 # Per bank write bursts 9311103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::12 7733 # Per bank write bursts 9411103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::13 8096 # Per bank write bursts 9511103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::14 8387 # Per bank write bursts 9611103Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::15 7862 # Per bank write bursts 979978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 9811103Snilay@cs.wisc.edusystem.physmem.numWrRetry 17 # Number of times write queue was full causing retry 9911103Snilay@cs.wisc.edusystem.physmem.totGap 1906952476500 # Total gap between requests 1009978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 1019978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 1029978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 1039978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 1049978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 1059978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 10611103Snilay@cs.wisc.edusystem.physmem.readPktSize::6 410454 # Read request sizes (log2) 1079978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 1089978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 1099978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 1109978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 1119978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 1129978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 11311103Snilay@cs.wisc.edusystem.physmem.writePktSize::6 122837 # Write request sizes (log2) 11411103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::0 317312 # What read queue length does an incoming req see 11511103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::1 38231 # What read queue length does an incoming req see 11611103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::2 29670 # What read queue length does an incoming req see 11711103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::3 25010 # What read queue length does an incoming req see 11811103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::4 81 # What read queue length does an incoming req see 11911103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::5 13 # What read queue length does an incoming req see 12011103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::6 3 # What read queue length does an incoming req see 12110352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see 12210352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see 12310352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see 12410352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see 12510352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see 12610352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see 12710352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see 12810352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see 12910352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 13010352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 13110352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 13210352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 13310352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 13410352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 13510352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 13610242Ssteve.reinhardt@amd.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 13710148Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 14610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 14710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 14810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 14910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 15010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 15110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 15210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 15310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 15410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 15510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 15610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 15710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 15810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 15910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 16010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 16111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::15 1598 # What write queue length does an incoming req see 16211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::16 1942 # What write queue length does an incoming req see 16311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::17 3765 # What write queue length does an incoming req see 16411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::18 4890 # What write queue length does an incoming req see 16511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::19 5527 # What write queue length does an incoming req see 16611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::20 6666 # What write queue length does an incoming req see 16711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::21 7378 # What write queue length does an incoming req see 16811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::22 7644 # What write queue length does an incoming req see 16911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::23 9991 # What write queue length does an incoming req see 17011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::24 9263 # What write queue length does an incoming req see 17111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::25 7934 # What write queue length does an incoming req see 17211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::26 8838 # What write queue length does an incoming req see 17311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::27 7312 # What write queue length does an incoming req see 17411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::28 7440 # What write queue length does an incoming req see 17511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::29 8857 # What write queue length does an incoming req see 17611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::30 6463 # What write queue length does an incoming req see 17711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::31 6514 # What write queue length does an incoming req see 17811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::32 6086 # What write queue length does an incoming req see 17911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::33 326 # What write queue length does an incoming req see 18011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::34 202 # What write queue length does an incoming req see 18111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::35 187 # What write queue length does an incoming req see 18211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::36 185 # What write queue length does an incoming req see 18311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::37 161 # What write queue length does an incoming req see 18411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::38 196 # What write queue length does an incoming req see 18511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::39 165 # What write queue length does an incoming req see 18611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::40 171 # What write queue length does an incoming req see 18711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::41 175 # What write queue length does an incoming req see 18811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::42 168 # What write queue length does an incoming req see 18911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::43 159 # What write queue length does an incoming req see 19011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::44 145 # What write queue length does an incoming req see 19111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::45 167 # What write queue length does an incoming req see 19211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::46 140 # What write queue length does an incoming req see 19311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::47 153 # What write queue length does an incoming req see 19411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::48 137 # What write queue length does an incoming req see 19511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::49 203 # What write queue length does an incoming req see 19611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::50 137 # What write queue length does an incoming req see 19711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::51 160 # What write queue length does an incoming req see 19811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::52 171 # What write queue length does an incoming req see 19911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::53 149 # What write queue length does an incoming req see 20011103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::54 162 # What write queue length does an incoming req see 20111103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::55 184 # What write queue length does an incoming req see 20211103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::56 121 # What write queue length does an incoming req see 20311103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::57 108 # What write queue length does an incoming req see 20411103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::58 117 # What write queue length does an incoming req see 20511103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::59 130 # What write queue length does an incoming req see 20611103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::60 99 # What write queue length does an incoming req see 20711103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::61 65 # What write queue length does an incoming req see 20811103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::62 34 # What write queue length does an incoming req see 20911103Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::63 37 # What write queue length does an incoming req see 21011103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::samples 64857 # Bytes accessed per row activation 21111103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::mean 526.098216 # Bytes accessed per row activation 21211103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::gmean 319.146393 # Bytes accessed per row activation 21311103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::stdev 416.677441 # Bytes accessed per row activation 21411103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::0-127 14983 23.10% 23.10% # Bytes accessed per row activation 21511103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::128-255 11330 17.47% 40.57% # Bytes accessed per row activation 21611103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::256-383 5177 7.98% 48.55% # Bytes accessed per row activation 21711103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::384-511 3304 5.09% 53.65% # Bytes accessed per row activation 21811103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::512-639 2428 3.74% 57.39% # Bytes accessed per row activation 21911103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::640-767 1616 2.49% 59.88% # Bytes accessed per row activation 22011103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::768-895 1474 2.27% 62.16% # Bytes accessed per row activation 22111103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::896-1023 1311 2.02% 64.18% # Bytes accessed per row activation 22211103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1024-1151 23234 35.82% 100.00% # Bytes accessed per row activation 22311103Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::total 64857 # Bytes accessed per row activation 22411103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::samples 5518 # Reads before turning the bus around for writes 22511103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::mean 74.361182 # Reads before turning the bus around for writes 22611103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::stdev 2842.300525 # Reads before turning the bus around for writes 22711103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::0-8191 5515 99.95% 99.95% # Reads before turning the bus around for writes 22810726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes 22910352Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes 23010352Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes 23111103Snilay@cs.wisc.edusystem.physmem.rdPerTurnAround::total 5518 # Reads before turning the bus around for writes 23211103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::samples 5518 # Writes before turning the bus around for reads 23311103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::mean 22.257158 # Writes before turning the bus around for reads 23411103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::gmean 18.834122 # Writes before turning the bus around for reads 23511103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::stdev 22.444866 # Writes before turning the bus around for reads 23611103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::16-23 4906 88.91% 88.91% # Writes before turning the bus around for reads 23711103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::24-31 212 3.84% 92.75% # Writes before turning the bus around for reads 23811103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::32-39 76 1.38% 94.13% # Writes before turning the bus around for reads 23911103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::40-47 18 0.33% 94.45% # Writes before turning the bus around for reads 24011103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::48-55 5 0.09% 94.55% # Writes before turning the bus around for reads 24111103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::56-63 9 0.16% 94.71% # Writes before turning the bus around for reads 24211103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::64-71 6 0.11% 94.82% # Writes before turning the bus around for reads 24311103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::72-79 17 0.31% 95.13% # Writes before turning the bus around for reads 24411103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::80-87 11 0.20% 95.32% # Writes before turning the bus around for reads 24511103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::88-95 35 0.63% 95.96% # Writes before turning the bus around for reads 24611103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::96-103 173 3.14% 99.09% # Writes before turning the bus around for reads 24711103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::104-111 8 0.14% 99.24% # Writes before turning the bus around for reads 24811103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::112-119 1 0.02% 99.26% # Writes before turning the bus around for reads 24911103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::120-127 1 0.02% 99.28% # Writes before turning the bus around for reads 25011103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::128-135 6 0.11% 99.38% # Writes before turning the bus around for reads 25111103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::136-143 2 0.04% 99.42% # Writes before turning the bus around for reads 25211103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::144-151 1 0.02% 99.44% # Writes before turning the bus around for reads 25311103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::160-167 2 0.04% 99.47% # Writes before turning the bus around for reads 25411103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::168-175 6 0.11% 99.58% # Writes before turning the bus around for reads 25511103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::176-183 5 0.09% 99.67% # Writes before turning the bus around for reads 25611103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::192-199 2 0.04% 99.71% # Writes before turning the bus around for reads 25711103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::200-207 5 0.09% 99.80% # Writes before turning the bus around for reads 25811103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::208-215 1 0.02% 99.82% # Writes before turning the bus around for reads 25911103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::224-231 6 0.11% 99.93% # Writes before turning the bus around for reads 26011103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::256-263 4 0.07% 100.00% # Writes before turning the bus around for reads 26111103Snilay@cs.wisc.edusystem.physmem.wrPerTurnAround::total 5518 # Writes before turning the bus around for reads 26211103Snilay@cs.wisc.edusystem.physmem.totQLat 4043689250 # Total ticks spent queuing 26311103Snilay@cs.wisc.edusystem.physmem.totMemAccLat 11737339250 # Total ticks spent from burst creation until serviced by the DRAM 26411103Snilay@cs.wisc.edusystem.physmem.totBusLat 2051640000 # Total ticks spent in databus transfers 26511103Snilay@cs.wisc.edusystem.physmem.avgQLat 9854.77 # Average queueing delay per DRAM burst 2669978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 26711103Snilay@cs.wisc.edusystem.physmem.avgMemAccLat 28604.77 # Average memory access latency per DRAM burst 26811103Snilay@cs.wisc.edusystem.physmem.avgRdBW 13.77 # Average DRAM read bandwidth in MiByte/s 26911103Snilay@cs.wisc.edusystem.physmem.avgWrBW 4.12 # Average achieved write bandwidth in MiByte/s 27011103Snilay@cs.wisc.edusystem.physmem.avgRdBWSys 13.78 # Average system read bandwidth in MiByte/s 27111103Snilay@cs.wisc.edusystem.physmem.avgWrBWSys 4.12 # Average system write bandwidth in MiByte/s 2729978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 27310892Sandreas.hansson@arm.comsystem.physmem.busUtil 0.14 # Data bus utilization in percentage 27410352Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads 27510892Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes 27611103Snilay@cs.wisc.edusystem.physmem.avgRdQLen 2.27 # Average read queue length when enqueuing 27711103Snilay@cs.wisc.edusystem.physmem.avgWrQLen 24.58 # Average write queue length when enqueuing 27811103Snilay@cs.wisc.edusystem.physmem.readRowHits 369741 # Number of row buffer hits during reads 27911103Snilay@cs.wisc.edusystem.physmem.writeRowHits 98545 # Number of row buffer hits during writes 28011103Snilay@cs.wisc.edusystem.physmem.readRowHitRate 90.11 # Row buffer hit rate for reads 28111103Snilay@cs.wisc.edusystem.physmem.writeRowHitRate 80.22 # Row buffer hit rate for writes 28211103Snilay@cs.wisc.edusystem.physmem.avgGap 3575819.72 # Average gap between requests 28311103Snilay@cs.wisc.edusystem.physmem.pageHitRate 87.83 # Row buffer hit rate, read and write combined 28411103Snilay@cs.wisc.edusystem.physmem_0.actEnergy 242910360 # Energy for activate commands per rank (pJ) 28511103Snilay@cs.wisc.edusystem.physmem_0.preEnergy 132540375 # Energy for precharge commands per rank (pJ) 28611103Snilay@cs.wisc.edusystem.physmem_0.readEnergy 1605185400 # Energy for read commands per rank (pJ) 28711103Snilay@cs.wisc.edusystem.physmem_0.writeEnergy 392973120 # Energy for write commands per rank (pJ) 28811103Snilay@cs.wisc.edusystem.physmem_0.refreshEnergy 124552955280 # Energy for refresh commands per rank (pJ) 28911103Snilay@cs.wisc.edusystem.physmem_0.actBackEnergy 57318973425 # Energy for active background per rank (pJ) 29011103Snilay@cs.wisc.edusystem.physmem_0.preBackEnergy 1093892654250 # Energy for precharge background per rank (pJ) 29111103Snilay@cs.wisc.edusystem.physmem_0.totalEnergy 1278138192210 # Total energy per rank (pJ) 29211103Snilay@cs.wisc.edusystem.physmem_0.averagePower 670.251160 # Core power per rank (mW) 29311103Snilay@cs.wisc.edusystem.physmem_0.memoryStateTime::IDLE 1819616623000 # Time in different power states 29411103Snilay@cs.wisc.edusystem.physmem_0.memoryStateTime::REF 63677380000 # Time in different power states 29510628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 29611103Snilay@cs.wisc.edusystem.physmem_0.memoryStateTime::ACT 23660103250 # Time in different power states 29710628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 29811103Snilay@cs.wisc.edusystem.physmem_1.actEnergy 247408560 # Energy for activate commands per rank (pJ) 29911103Snilay@cs.wisc.edusystem.physmem_1.preEnergy 134994750 # Energy for precharge commands per rank (pJ) 30011103Snilay@cs.wisc.edusystem.physmem_1.readEnergy 1595373000 # Energy for read commands per rank (pJ) 30111103Snilay@cs.wisc.edusystem.physmem_1.writeEnergy 402868080 # Energy for write commands per rank (pJ) 30211103Snilay@cs.wisc.edusystem.physmem_1.refreshEnergy 124552955280 # Energy for refresh commands per rank (pJ) 30311103Snilay@cs.wisc.edusystem.physmem_1.actBackEnergy 57679570530 # Energy for active background per rank (pJ) 30411103Snilay@cs.wisc.edusystem.physmem_1.preBackEnergy 1093576349250 # Energy for precharge background per rank (pJ) 30511103Snilay@cs.wisc.edusystem.physmem_1.totalEnergy 1278189519450 # Total energy per rank (pJ) 30611103Snilay@cs.wisc.edusystem.physmem_1.averagePower 670.278071 # Core power per rank (mW) 30711103Snilay@cs.wisc.edusystem.physmem_1.memoryStateTime::IDLE 1819088073250 # Time in different power states 30811103Snilay@cs.wisc.edusystem.physmem_1.memoryStateTime::REF 63677380000 # Time in different power states 30910628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 31011103Snilay@cs.wisc.edusystem.physmem_1.memoryStateTime::ACT 24188666750 # Time in different power states 31110628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 31211103Snilay@cs.wisc.edusystem.cpu0.branchPred.lookups 16421216 # Number of BP lookups 31311103Snilay@cs.wisc.edusystem.cpu0.branchPred.condPredicted 14369135 # Number of conditional branches predicted 31411103Snilay@cs.wisc.edusystem.cpu0.branchPred.condIncorrect 322041 # Number of conditional branches incorrect 31511103Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBLookups 10416019 # Number of BTB lookups 31611103Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBHits 5388507 # Number of BTB hits 3179481Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 31811103Snilay@cs.wisc.edusystem.cpu0.branchPred.BTBHitPct 51.732884 # BTB Hit Percentage 31911103Snilay@cs.wisc.edusystem.cpu0.branchPred.usedRAS 814349 # Number of times the RAS was used to get a target. 32011103Snilay@cs.wisc.edusystem.cpu0.branchPred.RASInCorrect 18392 # Number of incorrect RAS predictions. 32110576Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 3228464SN/Asystem.cpu0.dtb.fetch_hits 0 # ITB hits 3238464SN/Asystem.cpu0.dtb.fetch_misses 0 # ITB misses 3248464SN/Asystem.cpu0.dtb.fetch_acv 0 # ITB acv 3258464SN/Asystem.cpu0.dtb.fetch_accesses 0 # ITB accesses 32611103Snilay@cs.wisc.edusystem.cpu0.dtb.read_hits 9282981 # DTB read hits 32711103Snilay@cs.wisc.edusystem.cpu0.dtb.read_misses 32197 # DTB read misses 32810892Sandreas.hansson@arm.comsystem.cpu0.dtb.read_acv 549 # DTB read access violations 32911103Snilay@cs.wisc.edusystem.cpu0.dtb.read_accesses 681404 # DTB read accesses 33011103Snilay@cs.wisc.edusystem.cpu0.dtb.write_hits 5956980 # DTB write hits 33111103Snilay@cs.wisc.edusystem.cpu0.dtb.write_misses 7300 # DTB write misses 33211103Snilay@cs.wisc.edusystem.cpu0.dtb.write_acv 382 # DTB write access violations 33311103Snilay@cs.wisc.edusystem.cpu0.dtb.write_accesses 235779 # DTB write accesses 33411103Snilay@cs.wisc.edusystem.cpu0.dtb.data_hits 15239961 # DTB hits 33511103Snilay@cs.wisc.edusystem.cpu0.dtb.data_misses 39497 # DTB misses 33611103Snilay@cs.wisc.edusystem.cpu0.dtb.data_acv 931 # DTB access violations 33711103Snilay@cs.wisc.edusystem.cpu0.dtb.data_accesses 917183 # DTB accesses 33811103Snilay@cs.wisc.edusystem.cpu0.itb.fetch_hits 1451467 # ITB hits 33911103Snilay@cs.wisc.edusystem.cpu0.itb.fetch_misses 20802 # ITB misses 34011103Snilay@cs.wisc.edusystem.cpu0.itb.fetch_acv 603 # ITB acv 34111103Snilay@cs.wisc.edusystem.cpu0.itb.fetch_accesses 1472269 # ITB accesses 3428464SN/Asystem.cpu0.itb.read_hits 0 # DTB read hits 3438464SN/Asystem.cpu0.itb.read_misses 0 # DTB read misses 3448464SN/Asystem.cpu0.itb.read_acv 0 # DTB read access violations 3458464SN/Asystem.cpu0.itb.read_accesses 0 # DTB read accesses 3468464SN/Asystem.cpu0.itb.write_hits 0 # DTB write hits 3478464SN/Asystem.cpu0.itb.write_misses 0 # DTB write misses 3488464SN/Asystem.cpu0.itb.write_acv 0 # DTB write access violations 3498464SN/Asystem.cpu0.itb.write_accesses 0 # DTB write accesses 3508464SN/Asystem.cpu0.itb.data_hits 0 # DTB hits 3518464SN/Asystem.cpu0.itb.data_misses 0 # DTB misses 3528464SN/Asystem.cpu0.itb.data_acv 0 # DTB access violations 3538464SN/Asystem.cpu0.itb.data_accesses 0 # DTB accesses 35411103Snilay@cs.wisc.edusystem.cpu0.numCycles 115722397 # number of cpu cycles simulated 3558464SN/Asystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 3568464SN/Asystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 35711103Snilay@cs.wisc.edusystem.cpu0.fetch.icacheStallCycles 26666578 # Number of cycles fetch is stalled on an Icache miss 35811103Snilay@cs.wisc.edusystem.cpu0.fetch.Insts 71121267 # Number of instructions fetch has processed 35911103Snilay@cs.wisc.edusystem.cpu0.fetch.Branches 16421216 # Number of branches that fetch encountered 36011103Snilay@cs.wisc.edusystem.cpu0.fetch.predictedBranches 6202856 # Number of branches that fetch has predicted taken 36111103Snilay@cs.wisc.edusystem.cpu0.fetch.Cycles 81967119 # Number of cycles fetch has run and was not squashing or blocked 36211103Snilay@cs.wisc.edusystem.cpu0.fetch.SquashCycles 1079386 # Number of cycles fetch has spent squashing 36311103Snilay@cs.wisc.edusystem.cpu0.fetch.TlbCycles 563 # Number of cycles fetch has spent waiting for tlb 36411103Snilay@cs.wisc.edusystem.cpu0.fetch.MiscStallCycles 29093 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 36511103Snilay@cs.wisc.edusystem.cpu0.fetch.PendingTrapStallCycles 971886 # Number of stall cycles due to pending traps 36611103Snilay@cs.wisc.edusystem.cpu0.fetch.PendingQuiesceStallCycles 464461 # Number of stall cycles due to pending quiesce instructions 36711103Snilay@cs.wisc.edusystem.cpu0.fetch.IcacheWaitRetryStallCycles 284 # Number of stall cycles due to full MSHR 36811103Snilay@cs.wisc.edusystem.cpu0.fetch.CacheLines 8198819 # Number of cache lines fetched 36911103Snilay@cs.wisc.edusystem.cpu0.fetch.IcacheSquashes 234916 # Number of outstanding Icache misses that were squashed 37011103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::samples 110639677 # Number of instructions fetched each cycle (Total) 37111103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::mean 0.642819 # Number of instructions fetched each cycle (Total) 37211103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::stdev 1.946891 # Number of instructions fetched each cycle (Total) 3738464SN/Asystem.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 37411103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::0 97354556 87.99% 87.99% # Number of instructions fetched each cycle (Total) 37511103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::1 847860 0.77% 88.76% # Number of instructions fetched each cycle (Total) 37611103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::2 1824694 1.65% 90.41% # Number of instructions fetched each cycle (Total) 37711103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::3 789927 0.71% 91.12% # Number of instructions fetched each cycle (Total) 37811103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::4 2609447 2.36% 93.48% # Number of instructions fetched each cycle (Total) 37911103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::5 576925 0.52% 94.00% # Number of instructions fetched each cycle (Total) 38011103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::6 654110 0.59% 94.59% # Number of instructions fetched each cycle (Total) 38111103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::7 850099 0.77% 95.36% # Number of instructions fetched each cycle (Total) 38211103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::8 5132059 4.64% 100.00% # Number of instructions fetched each cycle (Total) 3838464SN/Asystem.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 3848464SN/Asystem.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 3858464SN/Asystem.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 38611103Snilay@cs.wisc.edusystem.cpu0.fetch.rateDist::total 110639677 # Number of instructions fetched each cycle (Total) 38711103Snilay@cs.wisc.edusystem.cpu0.fetch.branchRate 0.141902 # Number of branch fetches per cycle 38811103Snilay@cs.wisc.edusystem.cpu0.fetch.rate 0.614585 # Number of inst fetches per cycle 38911103Snilay@cs.wisc.edusystem.cpu0.decode.IdleCycles 21680681 # Number of cycles decode is idle 39011103Snilay@cs.wisc.edusystem.cpu0.decode.BlockedCycles 78105435 # Number of cycles decode is blocked 39111103Snilay@cs.wisc.edusystem.cpu0.decode.RunCycles 8575313 # Number of cycles decode is running 39211103Snilay@cs.wisc.edusystem.cpu0.decode.UnblockCycles 1774700 # Number of cycles decode is unblocking 39311103Snilay@cs.wisc.edusystem.cpu0.decode.SquashCycles 503547 # Number of cycles decode is squashing 39411103Snilay@cs.wisc.edusystem.cpu0.decode.BranchResolved 522363 # Number of times decode resolved a branch 39511103Snilay@cs.wisc.edusystem.cpu0.decode.BranchMispred 36577 # Number of times decode detected a branch misprediction 39611103Snilay@cs.wisc.edusystem.cpu0.decode.DecodedInsts 62219552 # Number of instructions handled by decode 39711103Snilay@cs.wisc.edusystem.cpu0.decode.SquashedInsts 111460 # Number of squashed instructions handled by decode 39811103Snilay@cs.wisc.edusystem.cpu0.rename.SquashCycles 503547 # Number of cycles rename is squashing 39911103Snilay@cs.wisc.edusystem.cpu0.rename.IdleCycles 22526069 # Number of cycles rename is idle 40011103Snilay@cs.wisc.edusystem.cpu0.rename.BlockCycles 50558199 # Number of cycles rename is blocking 40111103Snilay@cs.wisc.edusystem.cpu0.rename.serializeStallCycles 19082823 # count of cycles rename stalled for serializing inst 40211103Snilay@cs.wisc.edusystem.cpu0.rename.RunCycles 9419071 # Number of cycles rename is running 40311103Snilay@cs.wisc.edusystem.cpu0.rename.UnblockCycles 8549966 # Number of cycles rename is unblocking 40411103Snilay@cs.wisc.edusystem.cpu0.rename.RenamedInsts 60053732 # Number of instructions processed by rename 40511103Snilay@cs.wisc.edusystem.cpu0.rename.ROBFullEvents 197896 # Number of times rename has blocked due to ROB full 40611103Snilay@cs.wisc.edusystem.cpu0.rename.IQFullEvents 2013708 # Number of times rename has blocked due to IQ full 40711103Snilay@cs.wisc.edusystem.cpu0.rename.LQFullEvents 145060 # Number of times rename has blocked due to LQ full 40811103Snilay@cs.wisc.edusystem.cpu0.rename.SQFullEvents 4631346 # Number of times rename has blocked due to SQ full 40911103Snilay@cs.wisc.edusystem.cpu0.rename.RenamedOperands 40115150 # Number of destination operands rename has renamed 41011103Snilay@cs.wisc.edusystem.cpu0.rename.RenameLookups 72965738 # Number of register rename lookups that rename has made 41111103Snilay@cs.wisc.edusystem.cpu0.rename.int_rename_lookups 72822559 # Number of integer rename lookups 41211103Snilay@cs.wisc.edusystem.cpu0.rename.fp_rename_lookups 133404 # Number of floating rename lookups 41311103Snilay@cs.wisc.edusystem.cpu0.rename.CommittedMaps 35357429 # Number of HB maps that are committed 41411103Snilay@cs.wisc.edusystem.cpu0.rename.UndoneMaps 4757713 # Number of HB maps that are undone due to squashing 41511103Snilay@cs.wisc.edusystem.cpu0.rename.serializingInsts 1490349 # count of serializing insts renamed 41611103Snilay@cs.wisc.edusystem.cpu0.rename.tempSerializingInsts 215164 # count of temporary serializing insts renamed 41711103Snilay@cs.wisc.edusystem.cpu0.rename.skidInsts 12632454 # count of insts added to the skid buffer 41811103Snilay@cs.wisc.edusystem.cpu0.memDep0.insertedLoads 9363221 # Number of loads inserted to the mem dependence unit. 41911103Snilay@cs.wisc.edusystem.cpu0.memDep0.insertedStores 6214194 # Number of stores inserted to the mem dependence unit. 42011103Snilay@cs.wisc.edusystem.cpu0.memDep0.conflictingLoads 1348186 # Number of conflicting loads. 42111103Snilay@cs.wisc.edusystem.cpu0.memDep0.conflictingStores 960020 # Number of conflicting stores. 42211103Snilay@cs.wisc.edusystem.cpu0.iq.iqInstsAdded 53527289 # Number of instructions added to the IQ (excludes non-spec) 42311103Snilay@cs.wisc.edusystem.cpu0.iq.iqNonSpecInstsAdded 1914294 # Number of non-speculative instructions added to the IQ 42411103Snilay@cs.wisc.edusystem.cpu0.iq.iqInstsIssued 52757497 # Number of instructions issued 42511103Snilay@cs.wisc.edusystem.cpu0.iq.iqSquashedInstsIssued 50335 # Number of squashed instructions issued 42611103Snilay@cs.wisc.edusystem.cpu0.iq.iqSquashedInstsExamined 6507909 # Number of squashed instructions iterated over during squash; mainly for profiling 42711103Snilay@cs.wisc.edusystem.cpu0.iq.iqSquashedOperandsExamined 2851663 # Number of squashed operands that are examined and possibly removed from graph 42811103Snilay@cs.wisc.edusystem.cpu0.iq.iqSquashedNonSpecRemoved 1318911 # Number of squashed non-spec instructions that were removed 42911103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::samples 110639677 # Number of insts issued each cycle 43011103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::mean 0.476841 # Number of insts issued each cycle 43111103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::stdev 1.213091 # Number of insts issued each cycle 4328464SN/Asystem.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 43311103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::0 88942477 80.39% 80.39% # Number of insts issued each cycle 43411103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::1 9398072 8.49% 88.88% # Number of insts issued each cycle 43511103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::2 3917958 3.54% 92.42% # Number of insts issued each cycle 43611103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::3 2747278 2.48% 94.91% # Number of insts issued each cycle 43711103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::4 2855598 2.58% 97.49% # Number of insts issued each cycle 43811103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::5 1392573 1.26% 98.75% # Number of insts issued each cycle 43911103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::6 913992 0.83% 99.57% # Number of insts issued each cycle 44011103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::7 361366 0.33% 99.90% # Number of insts issued each cycle 44111103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::8 110363 0.10% 100.00% # Number of insts issued each cycle 4428464SN/Asystem.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4438464SN/Asystem.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 4448464SN/Asystem.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 44511103Snilay@cs.wisc.edusystem.cpu0.iq.issued_per_cycle::total 110639677 # Number of insts issued each cycle 4468464SN/Asystem.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 44711103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::IntAlu 181613 18.32% 18.32% # attempts to use FU when none available 44811103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::IntMult 0 0.00% 18.32% # attempts to use FU when none available 44911103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::IntDiv 0 0.00% 18.32% # attempts to use FU when none available 45011103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::FloatAdd 0 0.00% 18.32% # attempts to use FU when none available 45111103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::FloatCmp 0 0.00% 18.32% # attempts to use FU when none available 45211103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::FloatCvt 0 0.00% 18.32% # attempts to use FU when none available 45311103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::FloatMult 0 0.00% 18.32% # attempts to use FU when none available 45411103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::FloatDiv 0 0.00% 18.32% # attempts to use FU when none available 45511103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::FloatSqrt 0 0.00% 18.32% # attempts to use FU when none available 45611103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdAdd 0 0.00% 18.32% # attempts to use FU when none available 45711103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 18.32% # attempts to use FU when none available 45811103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdAlu 0 0.00% 18.32% # attempts to use FU when none available 45911103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdCmp 0 0.00% 18.32% # attempts to use FU when none available 46011103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdCvt 0 0.00% 18.32% # attempts to use FU when none available 46111103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdMisc 0 0.00% 18.32% # attempts to use FU when none available 46211103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdMult 0 0.00% 18.32% # attempts to use FU when none available 46311103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 18.32% # attempts to use FU when none available 46411103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdShift 0 0.00% 18.32% # attempts to use FU when none available 46511103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 18.32% # attempts to use FU when none available 46611103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdSqrt 0 0.00% 18.32% # attempts to use FU when none available 46711103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 18.32% # attempts to use FU when none available 46811103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 18.32% # attempts to use FU when none available 46911103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 18.32% # attempts to use FU when none available 47011103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 18.32% # attempts to use FU when none available 47111103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 18.32% # attempts to use FU when none available 47211103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 18.32% # attempts to use FU when none available 47311103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 18.32% # attempts to use FU when none available 47411103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 18.32% # attempts to use FU when none available 47511103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 18.32% # attempts to use FU when none available 47611103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::MemRead 474655 47.88% 66.21% # attempts to use FU when none available 47711103Snilay@cs.wisc.edusystem.cpu0.iq.fu_full::MemWrite 334992 33.79% 100.00% # attempts to use FU when none available 4788464SN/Asystem.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 4798464SN/Asystem.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 48010892Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::No_OpClass 3788 0.01% 0.01% # Type of FU issued 48111103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::IntAlu 36170574 68.56% 68.57% # Type of FU issued 48211103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::IntMult 57549 0.11% 68.68% # Type of FU issued 48311103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.68% # Type of FU issued 48411103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::FloatAdd 28793 0.05% 68.73% # Type of FU issued 48511103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.73% # Type of FU issued 48611103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.73% # Type of FU issued 48711103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.73% # Type of FU issued 48811103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::FloatDiv 1883 0.00% 68.73% # Type of FU issued 48911103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.73% # Type of FU issued 49011103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.73% # Type of FU issued 49111103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.73% # Type of FU issued 49211103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.73% # Type of FU issued 49311103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.73% # Type of FU issued 49411103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.73% # Type of FU issued 49511103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.73% # Type of FU issued 49611103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.73% # Type of FU issued 49711103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.73% # Type of FU issued 49811103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.73% # Type of FU issued 49911103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.73% # Type of FU issued 50011103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.73% # Type of FU issued 50111103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.73% # Type of FU issued 50211103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.73% # Type of FU issued 50311103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.73% # Type of FU issued 50411103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.73% # Type of FU issued 50511103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.73% # Type of FU issued 50611103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.73% # Type of FU issued 50711103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.73% # Type of FU issued 50811103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.73% # Type of FU issued 50911103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.73% # Type of FU issued 51011103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::MemRead 9634233 18.26% 87.00% # Type of FU issued 51111103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::MemWrite 6027526 11.42% 98.42% # Type of FU issued 51211103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::IprAccess 833151 1.58% 100.00% # Type of FU issued 5138464SN/Asystem.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 51411103Snilay@cs.wisc.edusystem.cpu0.iq.FU_type_0::total 52757497 # Type of FU issued 51511103Snilay@cs.wisc.edusystem.cpu0.iq.rate 0.455897 # Inst issue rate 51611103Snilay@cs.wisc.edusystem.cpu0.iq.fu_busy_cnt 991260 # FU busy when requested 51711103Snilay@cs.wisc.edusystem.cpu0.iq.fu_busy_rate 0.018789 # FU busy rate (busy events/executed inst) 51811103Snilay@cs.wisc.edusystem.cpu0.iq.int_inst_queue_reads 216609620 # Number of integer instruction queue reads 51911103Snilay@cs.wisc.edusystem.cpu0.iq.int_inst_queue_writes 61691492 # Number of integer instruction queue writes 52011103Snilay@cs.wisc.edusystem.cpu0.iq.int_inst_queue_wakeup_accesses 51347656 # Number of integer instruction queue wakeup accesses 52111103Snilay@cs.wisc.edusystem.cpu0.iq.fp_inst_queue_reads 586645 # Number of floating instruction queue reads 52211103Snilay@cs.wisc.edusystem.cpu0.iq.fp_inst_queue_writes 275208 # Number of floating instruction queue writes 52311103Snilay@cs.wisc.edusystem.cpu0.iq.fp_inst_queue_wakeup_accesses 269627 # Number of floating instruction queue wakeup accesses 52411103Snilay@cs.wisc.edusystem.cpu0.iq.int_alu_accesses 53428897 # Number of integer alu accesses 52511103Snilay@cs.wisc.edusystem.cpu0.iq.fp_alu_accesses 316072 # Number of floating point alu accesses 52611103Snilay@cs.wisc.edusystem.cpu0.iew.lsq.thread0.forwLoads 584424 # Number of loads that had data forwarded from stores 5278464SN/Asystem.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 52811103Snilay@cs.wisc.edusystem.cpu0.iew.lsq.thread0.squashedLoads 1070558 # Number of loads squashed 52911103Snilay@cs.wisc.edusystem.cpu0.iew.lsq.thread0.ignoredResponses 2876 # Number of memory responses ignored because the instruction is squashed 53011103Snilay@cs.wisc.edusystem.cpu0.iew.lsq.thread0.memOrderViolation 17548 # Number of memory ordering violations 53111103Snilay@cs.wisc.edusystem.cpu0.iew.lsq.thread0.squashedStores 473318 # Number of stores squashed 5328464SN/Asystem.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5338464SN/Asystem.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 53411103Snilay@cs.wisc.edusystem.cpu0.iew.lsq.thread0.rescheduledLoads 18682 # Number of loads that were rescheduled 53511103Snilay@cs.wisc.edusystem.cpu0.iew.lsq.thread0.cacheBlocked 412098 # Number of times an access to memory failed due to the cache being blocked 5368464SN/Asystem.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 53711103Snilay@cs.wisc.edusystem.cpu0.iew.iewSquashCycles 503547 # Number of cycles IEW is squashing 53811103Snilay@cs.wisc.edusystem.cpu0.iew.iewBlockCycles 47448039 # Number of cycles IEW is blocking 53911103Snilay@cs.wisc.edusystem.cpu0.iew.iewUnblockCycles 802619 # Number of cycles IEW is unblocking 54011103Snilay@cs.wisc.edusystem.cpu0.iew.iewDispatchedInsts 58859222 # Number of instructions dispatched to IQ 54111103Snilay@cs.wisc.edusystem.cpu0.iew.iewDispSquashedInsts 120684 # Number of squashed instructions skipped by dispatch 54211103Snilay@cs.wisc.edusystem.cpu0.iew.iewDispLoadInsts 9363221 # Number of dispatched load instructions 54311103Snilay@cs.wisc.edusystem.cpu0.iew.iewDispStoreInsts 6214194 # Number of dispatched store instructions 54411103Snilay@cs.wisc.edusystem.cpu0.iew.iewDispNonSpecInsts 1691778 # Number of dispatched non-speculative instructions 54511103Snilay@cs.wisc.edusystem.cpu0.iew.iewIQFullEvents 39350 # Number of times the IQ has become full, causing a stall 54611103Snilay@cs.wisc.edusystem.cpu0.iew.iewLSQFullEvents 562336 # Number of times the LSQ has become full, causing a stall 54711103Snilay@cs.wisc.edusystem.cpu0.iew.memOrderViolationEvents 17548 # Number of memory order violations 54811103Snilay@cs.wisc.edusystem.cpu0.iew.predictedTakenIncorrect 158131 # Number of branches that were predicted taken incorrectly 54911103Snilay@cs.wisc.edusystem.cpu0.iew.predictedNotTakenIncorrect 358107 # Number of branches that were predicted not taken incorrectly 55011103Snilay@cs.wisc.edusystem.cpu0.iew.branchMispredicts 516238 # Number of branch mispredicts detected at execute 55111103Snilay@cs.wisc.edusystem.cpu0.iew.iewExecutedInsts 52248436 # Number of executed instructions 55211103Snilay@cs.wisc.edusystem.cpu0.iew.iewExecLoadInsts 9338690 # Number of load instructions executed 55311103Snilay@cs.wisc.edusystem.cpu0.iew.iewExecSquashedInsts 509060 # Number of squashed instructions skipped in execute 5548464SN/Asystem.cpu0.iew.exec_swp 0 # number of swp insts executed 55511103Snilay@cs.wisc.edusystem.cpu0.iew.exec_nop 3417639 # number of nop insts executed 55611103Snilay@cs.wisc.edusystem.cpu0.iew.exec_refs 15316719 # number of memory reference insts executed 55711103Snilay@cs.wisc.edusystem.cpu0.iew.exec_branches 8298030 # Number of branches executed 55811103Snilay@cs.wisc.edusystem.cpu0.iew.exec_stores 5978029 # Number of stores executed 55911103Snilay@cs.wisc.edusystem.cpu0.iew.exec_rate 0.451498 # Inst execution rate 56011103Snilay@cs.wisc.edusystem.cpu0.iew.wb_sent 51729756 # cumulative count of insts sent to commit 56111103Snilay@cs.wisc.edusystem.cpu0.iew.wb_count 51617283 # cumulative count of insts written-back 56211103Snilay@cs.wisc.edusystem.cpu0.iew.wb_producers 26562977 # num instructions producing a value 56311103Snilay@cs.wisc.edusystem.cpu0.iew.wb_consumers 36791821 # num instructions consuming a value 5648464SN/Asystem.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 56511103Snilay@cs.wisc.edusystem.cpu0.iew.wb_rate 0.446044 # insts written-back per cycle 56611103Snilay@cs.wisc.edusystem.cpu0.iew.wb_fanout 0.721980 # average fanout of values written-back 5678464SN/Asystem.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 56811103Snilay@cs.wisc.edusystem.cpu0.commit.commitSquashedInsts 6839384 # The number of squashed insts skipped by commit 56911103Snilay@cs.wisc.edusystem.cpu0.commit.commitNonSpecStalls 595383 # The number of times commit has been forced to stall to communicate backwards 57011103Snilay@cs.wisc.edusystem.cpu0.commit.branchMispredicts 473671 # The number of times a branch was mispredicted 57111103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::samples 109429659 # Number of insts commited each cycle 57211103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::mean 0.474443 # Number of insts commited each cycle 57311103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::stdev 1.410223 # Number of insts commited each cycle 5748241SN/Asystem.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 57511103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::0 91094862 83.25% 83.25% # Number of insts commited each cycle 57611103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::1 7261881 6.64% 89.88% # Number of insts commited each cycle 57711103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::2 3995871 3.65% 93.53% # Number of insts commited each cycle 57811103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::3 2069124 1.89% 95.42% # Number of insts commited each cycle 57911103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::4 1633444 1.49% 96.92% # Number of insts commited each cycle 58011103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::5 582030 0.53% 97.45% # Number of insts commited each cycle 58111103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::6 441609 0.40% 97.85% # Number of insts commited each cycle 58211103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::7 443115 0.40% 98.26% # Number of insts commited each cycle 58311103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::8 1907723 1.74% 100.00% # Number of insts commited each cycle 5848241SN/Asystem.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 5858241SN/Asystem.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 5868241SN/Asystem.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 58711103Snilay@cs.wisc.edusystem.cpu0.commit.committed_per_cycle::total 109429659 # Number of insts commited each cycle 58811103Snilay@cs.wisc.edusystem.cpu0.commit.committedInsts 51918164 # Number of instructions committed 58911103Snilay@cs.wisc.edusystem.cpu0.commit.committedOps 51918164 # Number of ops (including micro ops) committed 5908241SN/Asystem.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 59111103Snilay@cs.wisc.edusystem.cpu0.commit.refs 14033539 # Number of memory references committed 59211103Snilay@cs.wisc.edusystem.cpu0.commit.loads 8292663 # Number of loads committed 59311103Snilay@cs.wisc.edusystem.cpu0.commit.membars 202804 # Number of memory barriers committed 59411103Snilay@cs.wisc.edusystem.cpu0.commit.branches 7846921 # Number of branches committed 59511103Snilay@cs.wisc.edusystem.cpu0.commit.fp_insts 266538 # Number of committed floating point instructions. 59611103Snilay@cs.wisc.edusystem.cpu0.commit.int_insts 48077974 # Number of committed integer instructions. 59711103Snilay@cs.wisc.edusystem.cpu0.commit.function_calls 666824 # Number of function calls committed. 59811103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::No_OpClass 2988262 5.76% 5.76% # Class of committed instruction 59911103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::IntAlu 33767854 65.04% 70.80% # Class of committed instruction 60011103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::IntMult 56339 0.11% 70.90% # Class of committed instruction 60111103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::IntDiv 0 0.00% 70.90% # Class of committed instruction 60211103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::FloatAdd 28331 0.05% 70.96% # Class of committed instruction 60311103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::FloatCmp 0 0.00% 70.96% # Class of committed instruction 60411103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::FloatCvt 0 0.00% 70.96% # Class of committed instruction 60511103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::FloatMult 0 0.00% 70.96% # Class of committed instruction 60611103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::FloatDiv 1883 0.00% 70.96% # Class of committed instruction 60711103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 70.96% # Class of committed instruction 60811103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdAdd 0 0.00% 70.96% # Class of committed instruction 60911103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 70.96% # Class of committed instruction 61011103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdAlu 0 0.00% 70.96% # Class of committed instruction 61111103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdCmp 0 0.00% 70.96% # Class of committed instruction 61211103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdCvt 0 0.00% 70.96% # Class of committed instruction 61311103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdMisc 0 0.00% 70.96% # Class of committed instruction 61411103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdMult 0 0.00% 70.96% # Class of committed instruction 61511103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 70.96% # Class of committed instruction 61611103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdShift 0 0.00% 70.96% # Class of committed instruction 61711103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 70.96% # Class of committed instruction 61811103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 70.96% # Class of committed instruction 61911103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 70.96% # Class of committed instruction 62011103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 70.96% # Class of committed instruction 62111103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 70.96% # Class of committed instruction 62211103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 70.96% # Class of committed instruction 62311103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 70.96% # Class of committed instruction 62411103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 70.96% # Class of committed instruction 62511103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 70.96% # Class of committed instruction 62611103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 70.96% # Class of committed instruction 62711103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 70.96% # Class of committed instruction 62811103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::MemRead 8495467 16.36% 87.33% # Class of committed instruction 62911103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::MemWrite 5746879 11.07% 98.40% # Class of committed instruction 63011103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::IprAccess 833149 1.60% 100.00% # Class of committed instruction 63110220Sandreas.hansson@arm.comsystem.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 63211103Snilay@cs.wisc.edusystem.cpu0.commit.op_class_0::total 51918164 # Class of committed instruction 63311103Snilay@cs.wisc.edusystem.cpu0.commit.bw_lim_events 1907723 # number cycles where commit BW limit reached 63411103Snilay@cs.wisc.edusystem.cpu0.rob.rob_reads 166079481 # The number of ROB reads 63511103Snilay@cs.wisc.edusystem.cpu0.rob.rob_writes 118719518 # The number of ROB writes 63611103Snilay@cs.wisc.edusystem.cpu0.timesIdled 511712 # Number of times that the entire CPU went into an idle state and unscheduled itself 63711103Snilay@cs.wisc.edusystem.cpu0.idleCycles 5082720 # Total number of cycles that the CPU has spent unscheduled due to idling 63811103Snilay@cs.wisc.edusystem.cpu0.quiesceCycles 3698191192 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 63911103Snilay@cs.wisc.edusystem.cpu0.committedInsts 48933669 # Number of Instructions Simulated 64011103Snilay@cs.wisc.edusystem.cpu0.committedOps 48933669 # Number of Ops (including micro ops) Simulated 64111103Snilay@cs.wisc.edusystem.cpu0.cpi 2.364883 # CPI: Cycles Per Instruction 64211103Snilay@cs.wisc.edusystem.cpu0.cpi_total 2.364883 # CPI: Total CPI of All Threads 64311103Snilay@cs.wisc.edusystem.cpu0.ipc 0.422854 # IPC: Instructions Per Cycle 64411103Snilay@cs.wisc.edusystem.cpu0.ipc_total 0.422854 # IPC: Total IPC of All Threads 64511103Snilay@cs.wisc.edusystem.cpu0.int_regfile_reads 68649325 # number of integer regfile reads 64611103Snilay@cs.wisc.edusystem.cpu0.int_regfile_writes 37335516 # number of integer regfile writes 64711103Snilay@cs.wisc.edusystem.cpu0.fp_regfile_reads 132501 # number of floating regfile reads 64811103Snilay@cs.wisc.edusystem.cpu0.fp_regfile_writes 134063 # number of floating regfile writes 64911103Snilay@cs.wisc.edusystem.cpu0.misc_regfile_reads 1824055 # number of misc regfile reads 65011103Snilay@cs.wisc.edusystem.cpu0.misc_regfile_writes 833586 # number of misc regfile writes 65111103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.replacements 1296864 # number of replacements 65211103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.tagsinuse 506.135915 # Cycle average of tags in use 65311103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.total_refs 10665502 # Total number of references to valid blocks. 65411103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.sampled_refs 1297376 # Sample count of references to valid blocks. 65511103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.avg_refs 8.220826 # Average number of references to valid blocks. 65611103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.warmup_cycle 26097500 # Cycle when the warmup percentage was hit. 65711103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.occ_blocks::cpu0.data 506.135915 # Average occupied blocks per requestor 65811103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.988547 # Average percentage of cache occupancy 65911103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.occ_percent::total 0.988547 # Average percentage of cache occupancy 66010892Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 66111103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 224 # Occupied blocks per task id 66211103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 238 # Occupied blocks per task id 66310892Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 50 # Occupied blocks per task id 66410892Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 66511103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.tag_accesses 57664711 # Number of tag accesses 66611103Snilay@cs.wisc.edusystem.cpu0.dcache.tags.data_accesses 57664711 # Number of data accesses 66711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_hits::cpu0.data 6558537 # number of ReadReq hits 66811103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_hits::total 6558537 # number of ReadReq hits 66911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_hits::cpu0.data 3738792 # number of WriteReq hits 67011103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_hits::total 3738792 # number of WriteReq hits 67111103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 165967 # number of LoadLockedReq hits 67211103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_hits::total 165967 # number of LoadLockedReq hits 67311103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 191452 # number of StoreCondReq hits 67411103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_hits::total 191452 # number of StoreCondReq hits 67511103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_hits::cpu0.data 10297329 # number of demand (read+write) hits 67611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_hits::total 10297329 # number of demand (read+write) hits 67711103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_hits::cpu0.data 10297329 # number of overall hits 67811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_hits::total 10297329 # number of overall hits 67911103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_misses::cpu0.data 1618045 # number of ReadReq misses 68011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_misses::total 1618045 # number of ReadReq misses 68111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_misses::cpu0.data 1793563 # number of WriteReq misses 68211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_misses::total 1793563 # number of WriteReq misses 68311103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 21339 # number of LoadLockedReq misses 68411103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_misses::total 21339 # number of LoadLockedReq misses 68511103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 2425 # number of StoreCondReq misses 68611103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_misses::total 2425 # number of StoreCondReq misses 68711103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_misses::cpu0.data 3411608 # number of demand (read+write) misses 68811103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_misses::total 3411608 # number of demand (read+write) misses 68911103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_misses::cpu0.data 3411608 # number of overall misses 69011103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_misses::total 3411608 # number of overall misses 69111103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 39371994500 # number of ReadReq miss cycles 69211103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_latency::total 39371994500 # number of ReadReq miss cycles 69311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 77781772548 # number of WriteReq miss cycles 69411103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_latency::total 77781772548 # number of WriteReq miss cycles 69511103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 331348500 # number of LoadLockedReq miss cycles 69611103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_latency::total 331348500 # number of LoadLockedReq miss cycles 69711103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 20480000 # number of StoreCondReq miss cycles 69811103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_latency::total 20480000 # number of StoreCondReq miss cycles 69911103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_latency::cpu0.data 117153767048 # number of demand (read+write) miss cycles 70011103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_latency::total 117153767048 # number of demand (read+write) miss cycles 70111103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_latency::cpu0.data 117153767048 # number of overall miss cycles 70211103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_latency::total 117153767048 # number of overall miss cycles 70311103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_accesses::cpu0.data 8176582 # number of ReadReq accesses(hits+misses) 70411103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_accesses::total 8176582 # number of ReadReq accesses(hits+misses) 70511103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_accesses::cpu0.data 5532355 # number of WriteReq accesses(hits+misses) 70611103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_accesses::total 5532355 # number of WriteReq accesses(hits+misses) 70711103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 187306 # number of LoadLockedReq accesses(hits+misses) 70811103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_accesses::total 187306 # number of LoadLockedReq accesses(hits+misses) 70911103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 193877 # number of StoreCondReq accesses(hits+misses) 71011103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_accesses::total 193877 # number of StoreCondReq accesses(hits+misses) 71111103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_accesses::cpu0.data 13708937 # number of demand (read+write) accesses 71211103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_accesses::total 13708937 # number of demand (read+write) accesses 71311103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_accesses::cpu0.data 13708937 # number of overall (read+write) accesses 71411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_accesses::total 13708937 # number of overall (read+write) accesses 71511103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.197888 # miss rate for ReadReq accesses 71611103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_miss_rate::total 0.197888 # miss rate for ReadReq accesses 71711103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.324195 # miss rate for WriteReq accesses 71811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_miss_rate::total 0.324195 # miss rate for WriteReq accesses 71911103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.113926 # miss rate for LoadLockedReq accesses 72011103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.113926 # miss rate for LoadLockedReq accesses 72111103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.012508 # miss rate for StoreCondReq accesses 72211103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.012508 # miss rate for StoreCondReq accesses 72311103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.248860 # miss rate for demand accesses 72411103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_miss_rate::total 0.248860 # miss rate for demand accesses 72511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.248860 # miss rate for overall accesses 72611103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_miss_rate::total 0.248860 # miss rate for overall accesses 72711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 24333.065211 # average ReadReq miss latency 72811103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_miss_latency::total 24333.065211 # average ReadReq miss latency 72911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 43367.181720 # average WriteReq miss latency 73011103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_miss_latency::total 43367.181720 # average WriteReq miss latency 73111103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15527.836356 # average LoadLockedReq miss latency 73211103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15527.836356 # average LoadLockedReq miss latency 73311103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 8445.360825 # average StoreCondReq miss latency 73411103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 8445.360825 # average StoreCondReq miss latency 73511103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 34339.750361 # average overall miss latency 73611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_miss_latency::total 34339.750361 # average overall miss latency 73711103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 34339.750361 # average overall miss latency 73811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_miss_latency::total 34339.750361 # average overall miss latency 73911103Snilay@cs.wisc.edusystem.cpu0.dcache.blocked_cycles::no_mshrs 4364063 # number of cycles access was blocked 74011103Snilay@cs.wisc.edusystem.cpu0.dcache.blocked_cycles::no_targets 4809 # number of cycles access was blocked 74111103Snilay@cs.wisc.edusystem.cpu0.dcache.blocked::no_mshrs 121083 # number of cycles access was blocked 74211103Snilay@cs.wisc.edusystem.cpu0.dcache.blocked::no_targets 97 # number of cycles access was blocked 74311103Snilay@cs.wisc.edusystem.cpu0.dcache.avg_blocked_cycles::no_mshrs 36.041913 # average number of cycles each access was blocked 74411103Snilay@cs.wisc.edusystem.cpu0.dcache.avg_blocked_cycles::no_targets 49.577320 # average number of cycles each access was blocked 7458464SN/Asystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 7468464SN/Asystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 74711103Snilay@cs.wisc.edusystem.cpu0.dcache.writebacks::writebacks 766891 # number of writebacks 74811103Snilay@cs.wisc.edusystem.cpu0.dcache.writebacks::total 766891 # number of writebacks 74911103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 594303 # number of ReadReq MSHR hits 75011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_hits::total 594303 # number of ReadReq MSHR hits 75111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1523628 # number of WriteReq MSHR hits 75211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_hits::total 1523628 # number of WriteReq MSHR hits 75311103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 5200 # number of LoadLockedReq MSHR hits 75411103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 5200 # number of LoadLockedReq MSHR hits 75511103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_hits::cpu0.data 2117931 # number of demand (read+write) MSHR hits 75611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_hits::total 2117931 # number of demand (read+write) MSHR hits 75711103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_hits::cpu0.data 2117931 # number of overall MSHR hits 75811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_hits::total 2117931 # number of overall MSHR hits 75911103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1023742 # number of ReadReq MSHR misses 76011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_misses::total 1023742 # number of ReadReq MSHR misses 76111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 269935 # number of WriteReq MSHR misses 76211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_misses::total 269935 # number of WriteReq MSHR misses 76311103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 16139 # number of LoadLockedReq MSHR misses 76411103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 16139 # number of LoadLockedReq MSHR misses 76511103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2425 # number of StoreCondReq MSHR misses 76611103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_misses::total 2425 # number of StoreCondReq MSHR misses 76711103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_misses::cpu0.data 1293677 # number of demand (read+write) MSHR misses 76811103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_misses::total 1293677 # number of demand (read+write) MSHR misses 76911103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_misses::cpu0.data 1293677 # number of overall MSHR misses 77011103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_misses::total 1293677 # number of overall MSHR misses 77111103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 7035 # number of ReadReq MSHR uncacheable 77211103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 7035 # number of ReadReq MSHR uncacheable 77311103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 10024 # number of WriteReq MSHR uncacheable 77411103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 10024 # number of WriteReq MSHR uncacheable 77511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 17059 # number of overall MSHR uncacheable misses 77611103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 17059 # number of overall MSHR uncacheable misses 77711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 29563027500 # number of ReadReq MSHR miss cycles 77811103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 29563027500 # number of ReadReq MSHR miss cycles 77911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 12280270109 # number of WriteReq MSHR miss cycles 78011103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 12280270109 # number of WriteReq MSHR miss cycles 78111103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 188351000 # number of LoadLockedReq MSHR miss cycles 78211103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 188351000 # number of LoadLockedReq MSHR miss cycles 78311103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 18055000 # number of StoreCondReq MSHR miss cycles 78411103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 18055000 # number of StoreCondReq MSHR miss cycles 78511103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 41843297609 # number of demand (read+write) MSHR miss cycles 78611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_latency::total 41843297609 # number of demand (read+write) MSHR miss cycles 78711103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 41843297609 # number of overall MSHR miss cycles 78811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_latency::total 41843297609 # number of overall MSHR miss cycles 78911103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1480741500 # number of ReadReq MSHR uncacheable cycles 79011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1480741500 # number of ReadReq MSHR uncacheable cycles 79111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2153066498 # number of WriteReq MSHR uncacheable cycles 79211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2153066498 # number of WriteReq MSHR uncacheable cycles 79311103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3633807998 # number of overall MSHR uncacheable cycles 79411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 3633807998 # number of overall MSHR uncacheable cycles 79511103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.125204 # mshr miss rate for ReadReq accesses 79611103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.125204 # mshr miss rate for ReadReq accesses 79711103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.048792 # mshr miss rate for WriteReq accesses 79811103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.048792 # mshr miss rate for WriteReq accesses 79911103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.086164 # mshr miss rate for LoadLockedReq accesses 80011103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.086164 # mshr miss rate for LoadLockedReq accesses 80111103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.012508 # mshr miss rate for StoreCondReq accesses 80211103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.012508 # mshr miss rate for StoreCondReq accesses 80311103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.094367 # mshr miss rate for demand accesses 80411103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_mshr_miss_rate::total 0.094367 # mshr miss rate for demand accesses 80511103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.094367 # mshr miss rate for overall accesses 80611103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_mshr_miss_rate::total 0.094367 # mshr miss rate for overall accesses 80711103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 28877.419799 # average ReadReq mshr miss latency 80811103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28877.419799 # average ReadReq mshr miss latency 80911103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 45493.434008 # average WriteReq mshr miss latency 81011103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45493.434008 # average WriteReq mshr miss latency 81111103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11670.549600 # average LoadLockedReq mshr miss latency 81211103Snilay@cs.wisc.edusystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11670.549600 # average LoadLockedReq mshr miss latency 81311103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 7445.360825 # average StoreCondReq mshr miss latency 81411103Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 7445.360825 # average StoreCondReq mshr miss latency 81511103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32344.470536 # average overall mshr miss latency 81611103Snilay@cs.wisc.edusystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 32344.470536 # average overall mshr miss latency 81711103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32344.470536 # average overall mshr miss latency 81811103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 32344.470536 # average overall mshr miss latency 81911103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 210482.089552 # average ReadReq mshr uncacheable latency 82011103Snilay@cs.wisc.edusystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 210482.089552 # average ReadReq mshr uncacheable latency 82111103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 214791.151038 # average WriteReq mshr uncacheable latency 82211103Snilay@cs.wisc.edusystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 214791.151038 # average WriteReq mshr uncacheable latency 82311103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 213014.127323 # average overall mshr uncacheable latency 82411103Snilay@cs.wisc.edusystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 213014.127323 # average overall mshr uncacheable latency 8258464SN/Asystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 82611103Snilay@cs.wisc.edusystem.cpu0.icache.tags.replacements 927295 # number of replacements 82711103Snilay@cs.wisc.edusystem.cpu0.icache.tags.tagsinuse 509.382377 # Cycle average of tags in use 82811103Snilay@cs.wisc.edusystem.cpu0.icache.tags.total_refs 7224199 # Total number of references to valid blocks. 82911103Snilay@cs.wisc.edusystem.cpu0.icache.tags.sampled_refs 927807 # Sample count of references to valid blocks. 83011103Snilay@cs.wisc.edusystem.cpu0.icache.tags.avg_refs 7.786317 # Average number of references to valid blocks. 83111103Snilay@cs.wisc.edusystem.cpu0.icache.tags.warmup_cycle 28149280500 # Cycle when the warmup percentage was hit. 83211103Snilay@cs.wisc.edusystem.cpu0.icache.tags.occ_blocks::cpu0.inst 509.382377 # Average occupied blocks per requestor 83311103Snilay@cs.wisc.edusystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.994887 # Average percentage of cache occupancy 83411103Snilay@cs.wisc.edusystem.cpu0.icache.tags.occ_percent::total 0.994887 # Average percentage of cache occupancy 83510726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 83611103Snilay@cs.wisc.edusystem.cpu0.icache.tags.age_task_id_blocks_1024::0 67 # Occupied blocks per task id 83711103Snilay@cs.wisc.edusystem.cpu0.icache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id 83811103Snilay@cs.wisc.edusystem.cpu0.icache.tags.age_task_id_blocks_1024::2 427 # Occupied blocks per task id 83910726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 84011103Snilay@cs.wisc.edusystem.cpu0.icache.tags.tag_accesses 9126911 # Number of tag accesses 84111103Snilay@cs.wisc.edusystem.cpu0.icache.tags.data_accesses 9126911 # Number of data accesses 84211103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_hits::cpu0.inst 7224199 # number of ReadReq hits 84311103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_hits::total 7224199 # number of ReadReq hits 84411103Snilay@cs.wisc.edusystem.cpu0.icache.demand_hits::cpu0.inst 7224199 # number of demand (read+write) hits 84511103Snilay@cs.wisc.edusystem.cpu0.icache.demand_hits::total 7224199 # number of demand (read+write) hits 84611103Snilay@cs.wisc.edusystem.cpu0.icache.overall_hits::cpu0.inst 7224199 # number of overall hits 84711103Snilay@cs.wisc.edusystem.cpu0.icache.overall_hits::total 7224199 # number of overall hits 84811103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_misses::cpu0.inst 974618 # number of ReadReq misses 84911103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_misses::total 974618 # number of ReadReq misses 85011103Snilay@cs.wisc.edusystem.cpu0.icache.demand_misses::cpu0.inst 974618 # number of demand (read+write) misses 85111103Snilay@cs.wisc.edusystem.cpu0.icache.demand_misses::total 974618 # number of demand (read+write) misses 85211103Snilay@cs.wisc.edusystem.cpu0.icache.overall_misses::cpu0.inst 974618 # number of overall misses 85311103Snilay@cs.wisc.edusystem.cpu0.icache.overall_misses::total 974618 # number of overall misses 85411103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13621983991 # number of ReadReq miss cycles 85511103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_latency::total 13621983991 # number of ReadReq miss cycles 85611103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_latency::cpu0.inst 13621983991 # number of demand (read+write) miss cycles 85711103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_latency::total 13621983991 # number of demand (read+write) miss cycles 85811103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_latency::cpu0.inst 13621983991 # number of overall miss cycles 85911103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_latency::total 13621983991 # number of overall miss cycles 86011103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_accesses::cpu0.inst 8198817 # number of ReadReq accesses(hits+misses) 86111103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_accesses::total 8198817 # number of ReadReq accesses(hits+misses) 86211103Snilay@cs.wisc.edusystem.cpu0.icache.demand_accesses::cpu0.inst 8198817 # number of demand (read+write) accesses 86311103Snilay@cs.wisc.edusystem.cpu0.icache.demand_accesses::total 8198817 # number of demand (read+write) accesses 86411103Snilay@cs.wisc.edusystem.cpu0.icache.overall_accesses::cpu0.inst 8198817 # number of overall (read+write) accesses 86511103Snilay@cs.wisc.edusystem.cpu0.icache.overall_accesses::total 8198817 # number of overall (read+write) accesses 86611103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.118873 # miss rate for ReadReq accesses 86711103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_miss_rate::total 0.118873 # miss rate for ReadReq accesses 86811103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.118873 # miss rate for demand accesses 86911103Snilay@cs.wisc.edusystem.cpu0.icache.demand_miss_rate::total 0.118873 # miss rate for demand accesses 87011103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.118873 # miss rate for overall accesses 87111103Snilay@cs.wisc.edusystem.cpu0.icache.overall_miss_rate::total 0.118873 # miss rate for overall accesses 87211103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13976.741647 # average ReadReq miss latency 87311103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_miss_latency::total 13976.741647 # average ReadReq miss latency 87411103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13976.741647 # average overall miss latency 87511103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_miss_latency::total 13976.741647 # average overall miss latency 87611103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13976.741647 # average overall miss latency 87711103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_miss_latency::total 13976.741647 # average overall miss latency 87811103Snilay@cs.wisc.edusystem.cpu0.icache.blocked_cycles::no_mshrs 5225 # number of cycles access was blocked 87910576Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 88011103Snilay@cs.wisc.edusystem.cpu0.icache.blocked::no_mshrs 203 # number of cycles access was blocked 88110576Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 88211103Snilay@cs.wisc.edusystem.cpu0.icache.avg_blocked_cycles::no_mshrs 25.738916 # average number of cycles each access was blocked 88310576Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 88410576Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 88510576Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 88611103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 46524 # number of ReadReq MSHR hits 88711103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_hits::total 46524 # number of ReadReq MSHR hits 88811103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_hits::cpu0.inst 46524 # number of demand (read+write) MSHR hits 88911103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_hits::total 46524 # number of demand (read+write) MSHR hits 89011103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_hits::cpu0.inst 46524 # number of overall MSHR hits 89111103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_hits::total 46524 # number of overall MSHR hits 89211103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 928094 # number of ReadReq MSHR misses 89311103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_misses::total 928094 # number of ReadReq MSHR misses 89411103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_misses::cpu0.inst 928094 # number of demand (read+write) MSHR misses 89511103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_misses::total 928094 # number of demand (read+write) MSHR misses 89611103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_misses::cpu0.inst 928094 # number of overall MSHR misses 89711103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_misses::total 928094 # number of overall MSHR misses 89811103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 12135046494 # number of ReadReq MSHR miss cycles 89911103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_latency::total 12135046494 # number of ReadReq MSHR miss cycles 90011103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 12135046494 # number of demand (read+write) MSHR miss cycles 90111103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_latency::total 12135046494 # number of demand (read+write) MSHR miss cycles 90211103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 12135046494 # number of overall MSHR miss cycles 90311103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_latency::total 12135046494 # number of overall MSHR miss cycles 90411103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.113199 # mshr miss rate for ReadReq accesses 90511103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.113199 # mshr miss rate for ReadReq accesses 90611103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.113199 # mshr miss rate for demand accesses 90711103Snilay@cs.wisc.edusystem.cpu0.icache.demand_mshr_miss_rate::total 0.113199 # mshr miss rate for demand accesses 90811103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.113199 # mshr miss rate for overall accesses 90911103Snilay@cs.wisc.edusystem.cpu0.icache.overall_mshr_miss_rate::total 0.113199 # mshr miss rate for overall accesses 91011103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13075.234291 # average ReadReq mshr miss latency 91111103Snilay@cs.wisc.edusystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13075.234291 # average ReadReq mshr miss latency 91211103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13075.234291 # average overall mshr miss latency 91311103Snilay@cs.wisc.edusystem.cpu0.icache.demand_avg_mshr_miss_latency::total 13075.234291 # average overall mshr miss latency 91411103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13075.234291 # average overall mshr miss latency 91511103Snilay@cs.wisc.edusystem.cpu0.icache.overall_avg_mshr_miss_latency::total 13075.234291 # average overall mshr miss latency 91610576Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 91711103Snilay@cs.wisc.edusystem.cpu1.branchPred.lookups 3314305 # Number of BP lookups 91811103Snilay@cs.wisc.edusystem.cpu1.branchPred.condPredicted 2896651 # Number of conditional branches predicted 91911103Snilay@cs.wisc.edusystem.cpu1.branchPred.condIncorrect 61906 # Number of conditional branches incorrect 92011103Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBLookups 1740825 # Number of BTB lookups 92111103Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBHits 779195 # Number of BTB hits 9229481Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 92311103Snilay@cs.wisc.edusystem.cpu1.branchPred.BTBHitPct 44.760099 # BTB Hit Percentage 92411103Snilay@cs.wisc.edusystem.cpu1.branchPred.usedRAS 157645 # Number of times the RAS was used to get a target. 92511103Snilay@cs.wisc.edusystem.cpu1.branchPred.RASInCorrect 4636 # Number of incorrect RAS predictions. 9268464SN/Asystem.cpu1.dtb.fetch_hits 0 # ITB hits 9278464SN/Asystem.cpu1.dtb.fetch_misses 0 # ITB misses 9288464SN/Asystem.cpu1.dtb.fetch_acv 0 # ITB acv 9298464SN/Asystem.cpu1.dtb.fetch_accesses 0 # ITB accesses 93011103Snilay@cs.wisc.edusystem.cpu1.dtb.read_hits 1755656 # DTB read hits 93111103Snilay@cs.wisc.edusystem.cpu1.dtb.read_misses 9508 # DTB read misses 93211103Snilay@cs.wisc.edusystem.cpu1.dtb.read_acv 5 # DTB read access violations 93311103Snilay@cs.wisc.edusystem.cpu1.dtb.read_accesses 286377 # DTB read accesses 93411103Snilay@cs.wisc.edusystem.cpu1.dtb.write_hits 1073642 # DTB write hits 93511103Snilay@cs.wisc.edusystem.cpu1.dtb.write_misses 1995 # DTB write misses 93611103Snilay@cs.wisc.edusystem.cpu1.dtb.write_acv 40 # DTB write access violations 93711103Snilay@cs.wisc.edusystem.cpu1.dtb.write_accesses 108795 # DTB write accesses 93811103Snilay@cs.wisc.edusystem.cpu1.dtb.data_hits 2829298 # DTB hits 93911103Snilay@cs.wisc.edusystem.cpu1.dtb.data_misses 11503 # DTB misses 94011103Snilay@cs.wisc.edusystem.cpu1.dtb.data_acv 45 # DTB access violations 94111103Snilay@cs.wisc.edusystem.cpu1.dtb.data_accesses 395172 # DTB accesses 94211103Snilay@cs.wisc.edusystem.cpu1.itb.fetch_hits 497795 # ITB hits 94311103Snilay@cs.wisc.edusystem.cpu1.itb.fetch_misses 4809 # ITB misses 94411103Snilay@cs.wisc.edusystem.cpu1.itb.fetch_acv 84 # ITB acv 94511103Snilay@cs.wisc.edusystem.cpu1.itb.fetch_accesses 502604 # ITB accesses 9468464SN/Asystem.cpu1.itb.read_hits 0 # DTB read hits 9478464SN/Asystem.cpu1.itb.read_misses 0 # DTB read misses 9488464SN/Asystem.cpu1.itb.read_acv 0 # DTB read access violations 9498464SN/Asystem.cpu1.itb.read_accesses 0 # DTB read accesses 9508464SN/Asystem.cpu1.itb.write_hits 0 # DTB write hits 9518464SN/Asystem.cpu1.itb.write_misses 0 # DTB write misses 9528464SN/Asystem.cpu1.itb.write_acv 0 # DTB write access violations 9538464SN/Asystem.cpu1.itb.write_accesses 0 # DTB write accesses 9548464SN/Asystem.cpu1.itb.data_hits 0 # DTB hits 9558464SN/Asystem.cpu1.itb.data_misses 0 # DTB misses 9568464SN/Asystem.cpu1.itb.data_acv 0 # DTB access violations 9578464SN/Asystem.cpu1.itb.data_accesses 0 # DTB accesses 95811103Snilay@cs.wisc.edusystem.cpu1.numCycles 13378620 # number of cpu cycles simulated 9598464SN/Asystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 9608464SN/Asystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 96111103Snilay@cs.wisc.edusystem.cpu1.fetch.icacheStallCycles 5528968 # Number of cycles fetch is stalled on an Icache miss 96211103Snilay@cs.wisc.edusystem.cpu1.fetch.Insts 12732566 # Number of instructions fetch has processed 96311103Snilay@cs.wisc.edusystem.cpu1.fetch.Branches 3314305 # Number of branches that fetch encountered 96411103Snilay@cs.wisc.edusystem.cpu1.fetch.predictedBranches 936840 # Number of branches that fetch has predicted taken 96511103Snilay@cs.wisc.edusystem.cpu1.fetch.Cycles 6841586 # Number of cycles fetch has run and was not squashing or blocked 96611103Snilay@cs.wisc.edusystem.cpu1.fetch.SquashCycles 246622 # Number of cycles fetch has spent squashing 96711103Snilay@cs.wisc.edusystem.cpu1.fetch.MiscStallCycles 24765 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 96811103Snilay@cs.wisc.edusystem.cpu1.fetch.PendingTrapStallCycles 177717 # Number of stall cycles due to pending traps 96911103Snilay@cs.wisc.edusystem.cpu1.fetch.PendingQuiesceStallCycles 60433 # Number of stall cycles due to pending quiesce instructions 97011103Snilay@cs.wisc.edusystem.cpu1.fetch.IcacheWaitRetryStallCycles 8 # Number of stall cycles due to full MSHR 97111103Snilay@cs.wisc.edusystem.cpu1.fetch.CacheLines 1438917 # Number of cache lines fetched 97211103Snilay@cs.wisc.edusystem.cpu1.fetch.IcacheSquashes 48462 # Number of outstanding Icache misses that were squashed 97311103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::samples 12756788 # Number of instructions fetched each cycle (Total) 97411103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::mean 0.998101 # Number of instructions fetched each cycle (Total) 97511103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::stdev 2.406721 # Number of instructions fetched each cycle (Total) 9768464SN/Asystem.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 97711103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::0 10526481 82.52% 82.52% # Number of instructions fetched each cycle (Total) 97811103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::1 138708 1.09% 83.60% # Number of instructions fetched each cycle (Total) 97911103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::2 230541 1.81% 85.41% # Number of instructions fetched each cycle (Total) 98011103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::3 169879 1.33% 86.74% # Number of instructions fetched each cycle (Total) 98111103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::4 284565 2.23% 88.97% # Number of instructions fetched each cycle (Total) 98211103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::5 115144 0.90% 89.88% # Number of instructions fetched each cycle (Total) 98311103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::6 131557 1.03% 90.91% # Number of instructions fetched each cycle (Total) 98411103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::7 159487 1.25% 92.16% # Number of instructions fetched each cycle (Total) 98511103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::8 1000426 7.84% 100.00% # Number of instructions fetched each cycle (Total) 9868464SN/Asystem.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 9878464SN/Asystem.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 9888464SN/Asystem.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 98911103Snilay@cs.wisc.edusystem.cpu1.fetch.rateDist::total 12756788 # Number of instructions fetched each cycle (Total) 99011103Snilay@cs.wisc.edusystem.cpu1.fetch.branchRate 0.247731 # Number of branch fetches per cycle 99111103Snilay@cs.wisc.edusystem.cpu1.fetch.rate 0.951710 # Number of inst fetches per cycle 99211103Snilay@cs.wisc.edusystem.cpu1.decode.IdleCycles 4581654 # Number of cycles decode is idle 99311103Snilay@cs.wisc.edusystem.cpu1.decode.BlockedCycles 6264793 # Number of cycles decode is blocked 99411103Snilay@cs.wisc.edusystem.cpu1.decode.RunCycles 1608431 # Number of cycles decode is running 99511103Snilay@cs.wisc.edusystem.cpu1.decode.UnblockCycles 184437 # Number of cycles decode is unblocking 99611103Snilay@cs.wisc.edusystem.cpu1.decode.SquashCycles 117472 # Number of cycles decode is squashing 99711103Snilay@cs.wisc.edusystem.cpu1.decode.BranchResolved 99495 # Number of times decode resolved a branch 99811103Snilay@cs.wisc.edusystem.cpu1.decode.BranchMispred 5921 # Number of times decode detected a branch misprediction 99911103Snilay@cs.wisc.edusystem.cpu1.decode.DecodedInsts 10317942 # Number of instructions handled by decode 100011103Snilay@cs.wisc.edusystem.cpu1.decode.SquashedInsts 18589 # Number of squashed instructions handled by decode 100111103Snilay@cs.wisc.edusystem.cpu1.rename.SquashCycles 117472 # Number of cycles rename is squashing 100211103Snilay@cs.wisc.edusystem.cpu1.rename.IdleCycles 4714026 # Number of cycles rename is idle 100311103Snilay@cs.wisc.edusystem.cpu1.rename.BlockCycles 446929 # Number of cycles rename is blocking 100411103Snilay@cs.wisc.edusystem.cpu1.rename.serializeStallCycles 4987547 # count of cycles rename stalled for serializing inst 100511103Snilay@cs.wisc.edusystem.cpu1.rename.RunCycles 1661018 # Number of cycles rename is running 100611103Snilay@cs.wisc.edusystem.cpu1.rename.UnblockCycles 829794 # Number of cycles rename is unblocking 100711103Snilay@cs.wisc.edusystem.cpu1.rename.RenamedInsts 9788331 # Number of instructions processed by rename 100811103Snilay@cs.wisc.edusystem.cpu1.rename.ROBFullEvents 3632 # Number of times rename has blocked due to ROB full 100911103Snilay@cs.wisc.edusystem.cpu1.rename.IQFullEvents 64825 # Number of times rename has blocked due to IQ full 101011103Snilay@cs.wisc.edusystem.cpu1.rename.LQFullEvents 14992 # Number of times rename has blocked due to LQ full 101111103Snilay@cs.wisc.edusystem.cpu1.rename.SQFullEvents 371131 # Number of times rename has blocked due to SQ full 101211103Snilay@cs.wisc.edusystem.cpu1.rename.RenamedOperands 6443318 # Number of destination operands rename has renamed 101311103Snilay@cs.wisc.edusystem.cpu1.rename.RenameLookups 11674537 # Number of register rename lookups that rename has made 101411103Snilay@cs.wisc.edusystem.cpu1.rename.int_rename_lookups 11622438 # Number of integer rename lookups 101511103Snilay@cs.wisc.edusystem.cpu1.rename.fp_rename_lookups 46696 # Number of floating rename lookups 101611103Snilay@cs.wisc.edusystem.cpu1.rename.CommittedMaps 5463726 # Number of HB maps that are committed 101711103Snilay@cs.wisc.edusystem.cpu1.rename.UndoneMaps 979592 # Number of HB maps that are undone due to squashing 101811103Snilay@cs.wisc.edusystem.cpu1.rename.serializingInsts 407944 # count of serializing insts renamed 101911103Snilay@cs.wisc.edusystem.cpu1.rename.tempSerializingInsts 36440 # count of temporary serializing insts renamed 102011103Snilay@cs.wisc.edusystem.cpu1.rename.skidInsts 1686696 # count of insts added to the skid buffer 102111103Snilay@cs.wisc.edusystem.cpu1.memDep0.insertedLoads 1800249 # Number of loads inserted to the mem dependence unit. 102211103Snilay@cs.wisc.edusystem.cpu1.memDep0.insertedStores 1144526 # Number of stores inserted to the mem dependence unit. 102311103Snilay@cs.wisc.edusystem.cpu1.memDep0.conflictingLoads 213224 # Number of conflicting loads. 102411103Snilay@cs.wisc.edusystem.cpu1.memDep0.conflictingStores 121752 # Number of conflicting stores. 102511103Snilay@cs.wisc.edusystem.cpu1.iq.iqInstsAdded 8623787 # Number of instructions added to the IQ (excludes non-spec) 102611103Snilay@cs.wisc.edusystem.cpu1.iq.iqNonSpecInstsAdded 466284 # Number of non-speculative instructions added to the IQ 102711103Snilay@cs.wisc.edusystem.cpu1.iq.iqInstsIssued 8415044 # Number of instructions issued 102811103Snilay@cs.wisc.edusystem.cpu1.iq.iqSquashedInstsIssued 20175 # Number of squashed instructions issued 102911103Snilay@cs.wisc.edusystem.cpu1.iq.iqSquashedInstsExamined 1448509 # Number of squashed instructions iterated over during squash; mainly for profiling 103011103Snilay@cs.wisc.edusystem.cpu1.iq.iqSquashedOperandsExamined 669329 # Number of squashed operands that are examined and possibly removed from graph 103111103Snilay@cs.wisc.edusystem.cpu1.iq.iqSquashedNonSpecRemoved 345933 # Number of squashed non-spec instructions that were removed 103211103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::samples 12756788 # Number of insts issued each cycle 103311103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::mean 0.659652 # Number of insts issued each cycle 103411103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::stdev 1.379213 # Number of insts issued each cycle 10358464SN/Asystem.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 103611103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::0 9236176 72.40% 72.40% # Number of insts issued each cycle 103711103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::1 1557417 12.21% 84.61% # Number of insts issued each cycle 103811103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::2 656816 5.15% 89.76% # Number of insts issued each cycle 103911103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::3 459502 3.60% 93.36% # Number of insts issued each cycle 104011103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::4 405096 3.18% 96.54% # Number of insts issued each cycle 104111103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::5 217416 1.70% 98.24% # Number of insts issued each cycle 104211103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::6 137120 1.07% 99.32% # Number of insts issued each cycle 104311103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::7 62655 0.49% 99.81% # Number of insts issued each cycle 104411103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::8 24590 0.19% 100.00% # Number of insts issued each cycle 10458464SN/Asystem.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 10468464SN/Asystem.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 10478464SN/Asystem.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 104811103Snilay@cs.wisc.edusystem.cpu1.iq.issued_per_cycle::total 12756788 # Number of insts issued each cycle 10498464SN/Asystem.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 105011103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::IntAlu 22931 9.91% 9.91% # attempts to use FU when none available 105111103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::IntMult 0 0.00% 9.91% # attempts to use FU when none available 105211103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::IntDiv 0 0.00% 9.91% # attempts to use FU when none available 105311103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::FloatAdd 0 0.00% 9.91% # attempts to use FU when none available 105411103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::FloatCmp 0 0.00% 9.91% # attempts to use FU when none available 105511103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::FloatCvt 0 0.00% 9.91% # attempts to use FU when none available 105611103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::FloatMult 0 0.00% 9.91% # attempts to use FU when none available 105711103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::FloatDiv 0 0.00% 9.91% # attempts to use FU when none available 105811103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::FloatSqrt 0 0.00% 9.91% # attempts to use FU when none available 105911103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdAdd 0 0.00% 9.91% # attempts to use FU when none available 106011103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 9.91% # attempts to use FU when none available 106111103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdAlu 0 0.00% 9.91% # attempts to use FU when none available 106211103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdCmp 0 0.00% 9.91% # attempts to use FU when none available 106311103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdCvt 0 0.00% 9.91% # attempts to use FU when none available 106411103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdMisc 0 0.00% 9.91% # attempts to use FU when none available 106511103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdMult 0 0.00% 9.91% # attempts to use FU when none available 106611103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 9.91% # attempts to use FU when none available 106711103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdShift 0 0.00% 9.91% # attempts to use FU when none available 106811103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 9.91% # attempts to use FU when none available 106911103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdSqrt 0 0.00% 9.91% # attempts to use FU when none available 107011103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 9.91% # attempts to use FU when none available 107111103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 9.91% # attempts to use FU when none available 107211103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 9.91% # attempts to use FU when none available 107311103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 9.91% # attempts to use FU when none available 107411103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 9.91% # attempts to use FU when none available 107511103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 9.91% # attempts to use FU when none available 107611103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 9.91% # attempts to use FU when none available 107711103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.91% # attempts to use FU when none available 107811103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 9.91% # attempts to use FU when none available 107911103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::MemRead 125391 54.21% 64.12% # attempts to use FU when none available 108011103Snilay@cs.wisc.edusystem.cpu1.iq.fu_full::MemWrite 82988 35.88% 100.00% # attempts to use FU when none available 10818464SN/Asystem.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 10828464SN/Asystem.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 108311103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::No_OpClass 3518 0.04% 0.04% # Type of FU issued 108411103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::IntAlu 5217804 62.01% 62.05% # Type of FU issued 108511103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::IntMult 14291 0.17% 62.22% # Type of FU issued 108611103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.22% # Type of FU issued 108711103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::FloatAdd 10471 0.12% 62.34% # Type of FU issued 108811103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.34% # Type of FU issued 108911103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.34% # Type of FU issued 109011103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.34% # Type of FU issued 109111103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::FloatDiv 1759 0.02% 62.36% # Type of FU issued 109211103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.36% # Type of FU issued 109311103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.36% # Type of FU issued 109411103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.36% # Type of FU issued 109511103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.36% # Type of FU issued 109611103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.36% # Type of FU issued 109711103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.36% # Type of FU issued 109811103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.36% # Type of FU issued 109911103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.36% # Type of FU issued 110011103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.36% # Type of FU issued 110111103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.36% # Type of FU issued 110211103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.36% # Type of FU issued 110311103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.36% # Type of FU issued 110411103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.36% # Type of FU issued 110511103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.36% # Type of FU issued 110611103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.36% # Type of FU issued 110711103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.36% # Type of FU issued 110811103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.36% # Type of FU issued 110911103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.36% # Type of FU issued 111011103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.36% # Type of FU issued 111111103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.36% # Type of FU issued 111211103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.36% # Type of FU issued 111311103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::MemRead 1829208 21.74% 84.10% # Type of FU issued 111411103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::MemWrite 1094853 13.01% 97.11% # Type of FU issued 111511103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::IprAccess 243140 2.89% 100.00% # Type of FU issued 11168464SN/Asystem.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 111711103Snilay@cs.wisc.edusystem.cpu1.iq.FU_type_0::total 8415044 # Type of FU issued 111811103Snilay@cs.wisc.edusystem.cpu1.iq.rate 0.628992 # Inst issue rate 111911103Snilay@cs.wisc.edusystem.cpu1.iq.fu_busy_cnt 231310 # FU busy when requested 112011103Snilay@cs.wisc.edusystem.cpu1.iq.fu_busy_rate 0.027488 # FU busy rate (busy events/executed inst) 112111103Snilay@cs.wisc.edusystem.cpu1.iq.int_inst_queue_reads 29661025 # Number of integer instruction queue reads 112211103Snilay@cs.wisc.edusystem.cpu1.iq.int_inst_queue_writes 10457474 # Number of integer instruction queue writes 112311103Snilay@cs.wisc.edusystem.cpu1.iq.int_inst_queue_wakeup_accesses 8106737 # Number of integer instruction queue wakeup accesses 112411103Snilay@cs.wisc.edusystem.cpu1.iq.fp_inst_queue_reads 177336 # Number of floating instruction queue reads 112511103Snilay@cs.wisc.edusystem.cpu1.iq.fp_inst_queue_writes 85037 # Number of floating instruction queue writes 112611103Snilay@cs.wisc.edusystem.cpu1.iq.fp_inst_queue_wakeup_accesses 82464 # Number of floating instruction queue wakeup accesses 112711103Snilay@cs.wisc.edusystem.cpu1.iq.int_alu_accesses 8548271 # Number of integer alu accesses 112811103Snilay@cs.wisc.edusystem.cpu1.iq.fp_alu_accesses 94565 # Number of floating point alu accesses 112911103Snilay@cs.wisc.edusystem.cpu1.iew.lsq.thread0.forwLoads 87834 # Number of loads that had data forwarded from stores 11308464SN/Asystem.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 113111103Snilay@cs.wisc.edusystem.cpu1.iew.lsq.thread0.squashedLoads 257024 # Number of loads squashed 113211103Snilay@cs.wisc.edusystem.cpu1.iew.lsq.thread0.ignoredResponses 716 # Number of memory responses ignored because the instruction is squashed 113311103Snilay@cs.wisc.edusystem.cpu1.iew.lsq.thread0.memOrderViolation 4046 # Number of memory ordering violations 113411103Snilay@cs.wisc.edusystem.cpu1.iew.lsq.thread0.squashedStores 124034 # Number of stores squashed 11358464SN/Asystem.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 11368464SN/Asystem.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 113711103Snilay@cs.wisc.edusystem.cpu1.iew.lsq.thread0.rescheduledLoads 425 # Number of loads that were rescheduled 113811103Snilay@cs.wisc.edusystem.cpu1.iew.lsq.thread0.cacheBlocked 63290 # Number of times an access to memory failed due to the cache being blocked 11398464SN/Asystem.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 114011103Snilay@cs.wisc.edusystem.cpu1.iew.iewSquashCycles 117472 # Number of cycles IEW is squashing 114111103Snilay@cs.wisc.edusystem.cpu1.iew.iewBlockCycles 288545 # Number of cycles IEW is blocking 114211103Snilay@cs.wisc.edusystem.cpu1.iew.iewUnblockCycles 130999 # Number of cycles IEW is unblocking 114311103Snilay@cs.wisc.edusystem.cpu1.iew.iewDispatchedInsts 9554579 # Number of instructions dispatched to IQ 114411103Snilay@cs.wisc.edusystem.cpu1.iew.iewDispSquashedInsts 24166 # Number of squashed instructions skipped by dispatch 114511103Snilay@cs.wisc.edusystem.cpu1.iew.iewDispLoadInsts 1800249 # Number of dispatched load instructions 114611103Snilay@cs.wisc.edusystem.cpu1.iew.iewDispStoreInsts 1144526 # Number of dispatched store instructions 114711103Snilay@cs.wisc.edusystem.cpu1.iew.iewDispNonSpecInsts 424658 # Number of dispatched non-speculative instructions 114811103Snilay@cs.wisc.edusystem.cpu1.iew.iewIQFullEvents 4139 # Number of times the IQ has become full, causing a stall 114911103Snilay@cs.wisc.edusystem.cpu1.iew.iewLSQFullEvents 125975 # Number of times the LSQ has become full, causing a stall 115011103Snilay@cs.wisc.edusystem.cpu1.iew.memOrderViolationEvents 4046 # Number of memory order violations 115111103Snilay@cs.wisc.edusystem.cpu1.iew.predictedTakenIncorrect 28597 # Number of branches that were predicted taken incorrectly 115211103Snilay@cs.wisc.edusystem.cpu1.iew.predictedNotTakenIncorrect 88577 # Number of branches that were predicted not taken incorrectly 115311103Snilay@cs.wisc.edusystem.cpu1.iew.branchMispredicts 117174 # Number of branch mispredicts detected at execute 115411103Snilay@cs.wisc.edusystem.cpu1.iew.iewExecutedInsts 8309020 # Number of executed instructions 115511103Snilay@cs.wisc.edusystem.cpu1.iew.iewExecLoadInsts 1771054 # Number of load instructions executed 115611103Snilay@cs.wisc.edusystem.cpu1.iew.iewExecSquashedInsts 106024 # Number of squashed instructions skipped in execute 11578464SN/Asystem.cpu1.iew.exec_swp 0 # number of swp insts executed 115811103Snilay@cs.wisc.edusystem.cpu1.iew.exec_nop 464508 # number of nop insts executed 115911103Snilay@cs.wisc.edusystem.cpu1.iew.exec_refs 2851870 # number of memory reference insts executed 116011103Snilay@cs.wisc.edusystem.cpu1.iew.exec_branches 1230259 # Number of branches executed 116111103Snilay@cs.wisc.edusystem.cpu1.iew.exec_stores 1080816 # Number of stores executed 116211103Snilay@cs.wisc.edusystem.cpu1.iew.exec_rate 0.621067 # Inst execution rate 116311103Snilay@cs.wisc.edusystem.cpu1.iew.wb_sent 8217653 # cumulative count of insts sent to commit 116411103Snilay@cs.wisc.edusystem.cpu1.iew.wb_count 8189201 # cumulative count of insts written-back 116511103Snilay@cs.wisc.edusystem.cpu1.iew.wb_producers 3916216 # num instructions producing a value 116611103Snilay@cs.wisc.edusystem.cpu1.iew.wb_consumers 5553340 # num instructions consuming a value 11678464SN/Asystem.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 116811103Snilay@cs.wisc.edusystem.cpu1.iew.wb_rate 0.612111 # insts written-back per cycle 116911103Snilay@cs.wisc.edusystem.cpu1.iew.wb_fanout 0.705200 # average fanout of values written-back 11708464SN/Asystem.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 117111103Snilay@cs.wisc.edusystem.cpu1.commit.commitSquashedInsts 1470840 # The number of squashed insts skipped by commit 117211103Snilay@cs.wisc.edusystem.cpu1.commit.commitNonSpecStalls 120351 # The number of times commit has been forced to stall to communicate backwards 117311103Snilay@cs.wisc.edusystem.cpu1.commit.branchMispredicts 107539 # The number of times a branch was mispredicted 117411103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::samples 12487025 # Number of insts commited each cycle 117511103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::mean 0.642311 # Number of insts commited each cycle 117611103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::stdev 1.620138 # Number of insts commited each cycle 11778464SN/Asystem.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 117811103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::0 9576588 76.69% 76.69% # Number of insts commited each cycle 117911103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::1 1351659 10.82% 87.52% # Number of insts commited each cycle 118011103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::2 487280 3.90% 91.42% # Number of insts commited each cycle 118111103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::3 294734 2.36% 93.78% # Number of insts commited each cycle 118211103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::4 217151 1.74% 95.52% # Number of insts commited each cycle 118311103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::5 92181 0.74% 96.26% # Number of insts commited each cycle 118411103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::6 81385 0.65% 96.91% # Number of insts commited each cycle 118511103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::7 96065 0.77% 97.68% # Number of insts commited each cycle 118611103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::8 289982 2.32% 100.00% # Number of insts commited each cycle 11878464SN/Asystem.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 11888464SN/Asystem.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 11898464SN/Asystem.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 119011103Snilay@cs.wisc.edusystem.cpu1.commit.committed_per_cycle::total 12487025 # Number of insts commited each cycle 119111103Snilay@cs.wisc.edusystem.cpu1.commit.committedInsts 8020551 # Number of instructions committed 119211103Snilay@cs.wisc.edusystem.cpu1.commit.committedOps 8020551 # Number of ops (including micro ops) committed 11938464SN/Asystem.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 119411103Snilay@cs.wisc.edusystem.cpu1.commit.refs 2563717 # Number of memory references committed 119511103Snilay@cs.wisc.edusystem.cpu1.commit.loads 1543225 # Number of loads committed 119611103Snilay@cs.wisc.edusystem.cpu1.commit.membars 37500 # Number of memory barriers committed 119711103Snilay@cs.wisc.edusystem.cpu1.commit.branches 1142801 # Number of branches committed 119811103Snilay@cs.wisc.edusystem.cpu1.commit.fp_insts 80747 # Number of committed floating point instructions. 119911103Snilay@cs.wisc.edusystem.cpu1.commit.int_insts 7435629 # Number of committed integer instructions. 120011103Snilay@cs.wisc.edusystem.cpu1.commit.function_calls 128494 # Number of function calls committed. 120111103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::No_OpClass 382508 4.77% 4.77% # Class of committed instruction 120211103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::IntAlu 4766897 59.43% 64.20% # Class of committed instruction 120311103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::IntMult 14118 0.18% 64.38% # Class of committed instruction 120411103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::IntDiv 0 0.00% 64.38% # Class of committed instruction 120511103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::FloatAdd 10465 0.13% 64.51% # Class of committed instruction 120611103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::FloatCmp 0 0.00% 64.51% # Class of committed instruction 120711103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::FloatCvt 0 0.00% 64.51% # Class of committed instruction 120811103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::FloatMult 0 0.00% 64.51% # Class of committed instruction 120911103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::FloatDiv 1759 0.02% 64.53% # Class of committed instruction 121011103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 64.53% # Class of committed instruction 121111103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdAdd 0 0.00% 64.53% # Class of committed instruction 121211103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 64.53% # Class of committed instruction 121311103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdAlu 0 0.00% 64.53% # Class of committed instruction 121411103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdCmp 0 0.00% 64.53% # Class of committed instruction 121511103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdCvt 0 0.00% 64.53% # Class of committed instruction 121611103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdMisc 0 0.00% 64.53% # Class of committed instruction 121711103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdMult 0 0.00% 64.53% # Class of committed instruction 121811103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 64.53% # Class of committed instruction 121911103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdShift 0 0.00% 64.53% # Class of committed instruction 122011103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 64.53% # Class of committed instruction 122111103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 64.53% # Class of committed instruction 122211103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 64.53% # Class of committed instruction 122311103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 64.53% # Class of committed instruction 122411103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 64.53% # Class of committed instruction 122511103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 64.53% # Class of committed instruction 122611103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 64.53% # Class of committed instruction 122711103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 64.53% # Class of committed instruction 122811103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 64.53% # Class of committed instruction 122911103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.53% # Class of committed instruction 123011103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.53% # Class of committed instruction 123111103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::MemRead 1580725 19.71% 84.24% # Class of committed instruction 123211103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::MemWrite 1020940 12.73% 96.97% # Class of committed instruction 123311103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::IprAccess 243139 3.03% 100.00% # Class of committed instruction 123410220Sandreas.hansson@arm.comsystem.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 123511103Snilay@cs.wisc.edusystem.cpu1.commit.op_class_0::total 8020551 # Class of committed instruction 123611103Snilay@cs.wisc.edusystem.cpu1.commit.bw_lim_events 289982 # number cycles where commit BW limit reached 123711103Snilay@cs.wisc.edusystem.cpu1.rob.rob_reads 21604416 # The number of ROB reads 123811103Snilay@cs.wisc.edusystem.cpu1.rob.rob_writes 19248787 # The number of ROB writes 123911103Snilay@cs.wisc.edusystem.cpu1.timesIdled 107122 # Number of times that the entire CPU went into an idle state and unscheduled itself 124011103Snilay@cs.wisc.edusystem.cpu1.idleCycles 621832 # Total number of cycles that the CPU has spent unscheduled due to idling 124111103Snilay@cs.wisc.edusystem.cpu1.quiesceCycles 3799884834 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 124211103Snilay@cs.wisc.edusystem.cpu1.committedInsts 7641561 # Number of Instructions Simulated 124311103Snilay@cs.wisc.edusystem.cpu1.committedOps 7641561 # Number of Ops (including micro ops) Simulated 124411103Snilay@cs.wisc.edusystem.cpu1.cpi 1.750771 # CPI: Cycles Per Instruction 124511103Snilay@cs.wisc.edusystem.cpu1.cpi_total 1.750771 # CPI: Total CPI of All Threads 124611103Snilay@cs.wisc.edusystem.cpu1.ipc 0.571177 # IPC: Instructions Per Cycle 124711103Snilay@cs.wisc.edusystem.cpu1.ipc_total 0.571177 # IPC: Total IPC of All Threads 124811103Snilay@cs.wisc.edusystem.cpu1.int_regfile_reads 10694286 # number of integer regfile reads 124911103Snilay@cs.wisc.edusystem.cpu1.int_regfile_writes 5846668 # number of integer regfile writes 125011103Snilay@cs.wisc.edusystem.cpu1.fp_regfile_reads 46070 # number of floating regfile reads 125111103Snilay@cs.wisc.edusystem.cpu1.fp_regfile_writes 45105 # number of floating regfile writes 125211103Snilay@cs.wisc.edusystem.cpu1.misc_regfile_reads 889333 # number of misc regfile reads 125311103Snilay@cs.wisc.edusystem.cpu1.misc_regfile_writes 191018 # number of misc regfile writes 125411103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.replacements 88757 # number of replacements 125511103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.tagsinuse 491.801602 # Cycle average of tags in use 125611103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.total_refs 2280391 # Total number of references to valid blocks. 125711103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.sampled_refs 89062 # Sample count of references to valid blocks. 125811103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.avg_refs 25.604534 # Average number of references to valid blocks. 125911103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.warmup_cycle 1034185237500 # Cycle when the warmup percentage was hit. 126011103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_blocks::cpu1.data 491.801602 # Average occupied blocks per requestor 126111103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.960550 # Average percentage of cache occupancy 126211103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_percent::total 0.960550 # Average percentage of cache occupancy 126311103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_task_id_blocks::1024 305 # Occupied blocks per task id 126411103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 305 # Occupied blocks per task id 126511103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.occ_task_id_percent::1024 0.595703 # Percentage of cache occupancy per task id 126611103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.tag_accesses 10633162 # Number of tag accesses 126711103Snilay@cs.wisc.edusystem.cpu1.dcache.tags.data_accesses 10633162 # Number of data accesses 126811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_hits::cpu1.data 1420631 # number of ReadReq hits 126911103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_hits::total 1420631 # number of ReadReq hits 127011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_hits::cpu1.data 810208 # number of WriteReq hits 127111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_hits::total 810208 # number of WriteReq hits 127211103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 27933 # number of LoadLockedReq hits 127311103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_hits::total 27933 # number of LoadLockedReq hits 127411103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 26395 # number of StoreCondReq hits 127511103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_hits::total 26395 # number of StoreCondReq hits 127611103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_hits::cpu1.data 2230839 # number of demand (read+write) hits 127711103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_hits::total 2230839 # number of demand (read+write) hits 127811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_hits::cpu1.data 2230839 # number of overall hits 127911103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_hits::total 2230839 # number of overall hits 128011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_misses::cpu1.data 166361 # number of ReadReq misses 128111103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_misses::total 166361 # number of ReadReq misses 128211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_misses::cpu1.data 175617 # number of WriteReq misses 128311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_misses::total 175617 # number of WriteReq misses 128411103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 4254 # number of LoadLockedReq misses 128511103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_misses::total 4254 # number of LoadLockedReq misses 128611103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 2523 # number of StoreCondReq misses 128711103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_misses::total 2523 # number of StoreCondReq misses 128811103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_misses::cpu1.data 341978 # number of demand (read+write) misses 128911103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_misses::total 341978 # number of demand (read+write) misses 129011103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_misses::cpu1.data 341978 # number of overall misses 129111103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_misses::total 341978 # number of overall misses 129211103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2085855500 # number of ReadReq miss cycles 129311103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_latency::total 2085855500 # number of ReadReq miss cycles 129411103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 6615792667 # number of WriteReq miss cycles 129511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_latency::total 6615792667 # number of WriteReq miss cycles 129611103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 40341500 # number of LoadLockedReq miss cycles 129711103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_latency::total 40341500 # number of LoadLockedReq miss cycles 129811103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 21053500 # number of StoreCondReq miss cycles 129911103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_latency::total 21053500 # number of StoreCondReq miss cycles 130011103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_latency::cpu1.data 8701648167 # number of demand (read+write) miss cycles 130111103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_latency::total 8701648167 # number of demand (read+write) miss cycles 130211103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_latency::cpu1.data 8701648167 # number of overall miss cycles 130311103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_latency::total 8701648167 # number of overall miss cycles 130411103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_accesses::cpu1.data 1586992 # number of ReadReq accesses(hits+misses) 130511103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_accesses::total 1586992 # number of ReadReq accesses(hits+misses) 130611103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_accesses::cpu1.data 985825 # number of WriteReq accesses(hits+misses) 130711103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_accesses::total 985825 # number of WriteReq accesses(hits+misses) 130811103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 32187 # number of LoadLockedReq accesses(hits+misses) 130911103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_accesses::total 32187 # number of LoadLockedReq accesses(hits+misses) 131011103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 28918 # number of StoreCondReq accesses(hits+misses) 131111103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_accesses::total 28918 # number of StoreCondReq accesses(hits+misses) 131211103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_accesses::cpu1.data 2572817 # number of demand (read+write) accesses 131311103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_accesses::total 2572817 # number of demand (read+write) accesses 131411103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_accesses::cpu1.data 2572817 # number of overall (read+write) accesses 131511103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_accesses::total 2572817 # number of overall (read+write) accesses 131611103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.104828 # miss rate for ReadReq accesses 131711103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_miss_rate::total 0.104828 # miss rate for ReadReq accesses 131811103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.178142 # miss rate for WriteReq accesses 131911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_miss_rate::total 0.178142 # miss rate for WriteReq accesses 132011103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.132165 # miss rate for LoadLockedReq accesses 132111103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.132165 # miss rate for LoadLockedReq accesses 132211103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.087247 # miss rate for StoreCondReq accesses 132311103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.087247 # miss rate for StoreCondReq accesses 132411103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.132920 # miss rate for demand accesses 132511103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_miss_rate::total 0.132920 # miss rate for demand accesses 132611103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.132920 # miss rate for overall accesses 132711103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_miss_rate::total 0.132920 # miss rate for overall accesses 132811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12538.127927 # average ReadReq miss latency 132911103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_miss_latency::total 12538.127927 # average ReadReq miss latency 133011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 37671.709840 # average WriteReq miss latency 133111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_miss_latency::total 37671.709840 # average WriteReq miss latency 133211103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9483.192290 # average LoadLockedReq miss latency 133311103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9483.192290 # average LoadLockedReq miss latency 133411103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8344.629409 # average StoreCondReq miss latency 133511103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 8344.629409 # average StoreCondReq miss latency 133611103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25445.052509 # average overall miss latency 133711103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_miss_latency::total 25445.052509 # average overall miss latency 133811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 25445.052509 # average overall miss latency 133911103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_miss_latency::total 25445.052509 # average overall miss latency 134011103Snilay@cs.wisc.edusystem.cpu1.dcache.blocked_cycles::no_mshrs 379425 # number of cycles access was blocked 134111103Snilay@cs.wisc.edusystem.cpu1.dcache.blocked_cycles::no_targets 575 # number of cycles access was blocked 134211103Snilay@cs.wisc.edusystem.cpu1.dcache.blocked::no_mshrs 15060 # number of cycles access was blocked 134311103Snilay@cs.wisc.edusystem.cpu1.dcache.blocked::no_targets 12 # number of cycles access was blocked 134411103Snilay@cs.wisc.edusystem.cpu1.dcache.avg_blocked_cycles::no_mshrs 25.194223 # average number of cycles each access was blocked 134511103Snilay@cs.wisc.edusystem.cpu1.dcache.avg_blocked_cycles::no_targets 47.916667 # average number of cycles each access was blocked 13468464SN/Asystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 13478464SN/Asystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 134811103Snilay@cs.wisc.edusystem.cpu1.dcache.writebacks::writebacks 56462 # number of writebacks 134911103Snilay@cs.wisc.edusystem.cpu1.dcache.writebacks::total 56462 # number of writebacks 135011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 100117 # number of ReadReq MSHR hits 135111103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_hits::total 100117 # number of ReadReq MSHR hits 135211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 144305 # number of WriteReq MSHR hits 135311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_hits::total 144305 # number of WriteReq MSHR hits 135411103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 473 # number of LoadLockedReq MSHR hits 135511103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 473 # number of LoadLockedReq MSHR hits 135611103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_hits::cpu1.data 244422 # number of demand (read+write) MSHR hits 135711103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_hits::total 244422 # number of demand (read+write) MSHR hits 135811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_hits::cpu1.data 244422 # number of overall MSHR hits 135911103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_hits::total 244422 # number of overall MSHR hits 136011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 66244 # number of ReadReq MSHR misses 136111103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_misses::total 66244 # number of ReadReq MSHR misses 136211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 31312 # number of WriteReq MSHR misses 136311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_misses::total 31312 # number of WriteReq MSHR misses 136411103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 3781 # number of LoadLockedReq MSHR misses 136511103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 3781 # number of LoadLockedReq MSHR misses 136611103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 2522 # number of StoreCondReq MSHR misses 136711103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_misses::total 2522 # number of StoreCondReq MSHR misses 136811103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_misses::cpu1.data 97556 # number of demand (read+write) MSHR misses 136911103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_misses::total 97556 # number of demand (read+write) MSHR misses 137011103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_misses::cpu1.data 97556 # number of overall MSHR misses 137111103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_misses::total 97556 # number of overall MSHR misses 137211103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 158 # number of ReadReq MSHR uncacheable 137311103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 158 # number of ReadReq MSHR uncacheable 137411103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 2884 # number of WriteReq MSHR uncacheable 137511103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 2884 # number of WriteReq MSHR uncacheable 137611103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 3042 # number of overall MSHR uncacheable misses 137711103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 3042 # number of overall MSHR uncacheable misses 137811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 801271000 # number of ReadReq MSHR miss cycles 137911103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 801271000 # number of ReadReq MSHR miss cycles 138011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1099670460 # number of WriteReq MSHR miss cycles 138111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 1099670460 # number of WriteReq MSHR miss cycles 138211103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 31948000 # number of LoadLockedReq MSHR miss cycles 138311103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 31948000 # number of LoadLockedReq MSHR miss cycles 138411103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 18531500 # number of StoreCondReq MSHR miss cycles 138511103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 18531500 # number of StoreCondReq MSHR miss cycles 138611103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 1900941460 # number of demand (read+write) MSHR miss cycles 138711103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_latency::total 1900941460 # number of demand (read+write) MSHR miss cycles 138811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 1900941460 # number of overall MSHR miss cycles 138911103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_latency::total 1900941460 # number of overall MSHR miss cycles 139011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 29727000 # number of ReadReq MSHR uncacheable cycles 139111103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 29727000 # number of ReadReq MSHR uncacheable cycles 139211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 636171000 # number of WriteReq MSHR uncacheable cycles 139311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 636171000 # number of WriteReq MSHR uncacheable cycles 139411103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 665898000 # number of overall MSHR uncacheable cycles 139511103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 665898000 # number of overall MSHR uncacheable cycles 139611103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.041742 # mshr miss rate for ReadReq accesses 139711103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.041742 # mshr miss rate for ReadReq accesses 139811103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.031762 # mshr miss rate for WriteReq accesses 139911103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.031762 # mshr miss rate for WriteReq accesses 140011103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.117470 # mshr miss rate for LoadLockedReq accesses 140111103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.117470 # mshr miss rate for LoadLockedReq accesses 140211103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.087212 # mshr miss rate for StoreCondReq accesses 140311103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.087212 # mshr miss rate for StoreCondReq accesses 140411103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.037918 # mshr miss rate for demand accesses 140511103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_mshr_miss_rate::total 0.037918 # mshr miss rate for demand accesses 140611103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.037918 # mshr miss rate for overall accesses 140711103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_mshr_miss_rate::total 0.037918 # mshr miss rate for overall accesses 140811103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12095.752068 # average ReadReq mshr miss latency 140911103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12095.752068 # average ReadReq mshr miss latency 141011103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35119.777082 # average WriteReq mshr miss latency 141111103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35119.777082 # average WriteReq mshr miss latency 141211103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8449.616504 # average LoadLockedReq mshr miss latency 141311103Snilay@cs.wisc.edusystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8449.616504 # average LoadLockedReq mshr miss latency 141411103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 7347.938144 # average StoreCondReq mshr miss latency 141511103Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 7347.938144 # average StoreCondReq mshr miss latency 141611103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19485.643733 # average overall mshr miss latency 141711103Snilay@cs.wisc.edusystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 19485.643733 # average overall mshr miss latency 141811103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19485.643733 # average overall mshr miss latency 141911103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 19485.643733 # average overall mshr miss latency 142011103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 188145.569620 # average ReadReq mshr uncacheable latency 142111103Snilay@cs.wisc.edusystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 188145.569620 # average ReadReq mshr uncacheable latency 142211103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 220586.338419 # average WriteReq mshr uncacheable latency 142311103Snilay@cs.wisc.edusystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 220586.338419 # average WriteReq mshr uncacheable latency 142411103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 218901.380671 # average overall mshr uncacheable latency 142511103Snilay@cs.wisc.edusystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 218901.380671 # average overall mshr uncacheable latency 14268464SN/Asystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 142711103Snilay@cs.wisc.edusystem.cpu1.icache.tags.replacements 200477 # number of replacements 142811103Snilay@cs.wisc.edusystem.cpu1.icache.tags.tagsinuse 470.242239 # Cycle average of tags in use 142911103Snilay@cs.wisc.edusystem.cpu1.icache.tags.total_refs 1230816 # Total number of references to valid blocks. 143011103Snilay@cs.wisc.edusystem.cpu1.icache.tags.sampled_refs 200989 # Sample count of references to valid blocks. 143111103Snilay@cs.wisc.edusystem.cpu1.icache.tags.avg_refs 6.123798 # Average number of references to valid blocks. 143211103Snilay@cs.wisc.edusystem.cpu1.icache.tags.warmup_cycle 1882066156500 # Cycle when the warmup percentage was hit. 143311103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_blocks::cpu1.inst 470.242239 # Average occupied blocks per requestor 143411103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.918442 # Average percentage of cache occupancy 143511103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_percent::total 0.918442 # Average percentage of cache occupancy 143611103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 143711103Snilay@cs.wisc.edusystem.cpu1.icache.tags.age_task_id_blocks_1024::2 512 # Occupied blocks per task id 143811103Snilay@cs.wisc.edusystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 143911103Snilay@cs.wisc.edusystem.cpu1.icache.tags.tag_accesses 1639971 # Number of tag accesses 144011103Snilay@cs.wisc.edusystem.cpu1.icache.tags.data_accesses 1639971 # Number of data accesses 144111103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_hits::cpu1.inst 1230816 # number of ReadReq hits 144211103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_hits::total 1230816 # number of ReadReq hits 144311103Snilay@cs.wisc.edusystem.cpu1.icache.demand_hits::cpu1.inst 1230816 # number of demand (read+write) hits 144411103Snilay@cs.wisc.edusystem.cpu1.icache.demand_hits::total 1230816 # number of demand (read+write) hits 144511103Snilay@cs.wisc.edusystem.cpu1.icache.overall_hits::cpu1.inst 1230816 # number of overall hits 144611103Snilay@cs.wisc.edusystem.cpu1.icache.overall_hits::total 1230816 # number of overall hits 144711103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_misses::cpu1.inst 208101 # number of ReadReq misses 144811103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_misses::total 208101 # number of ReadReq misses 144911103Snilay@cs.wisc.edusystem.cpu1.icache.demand_misses::cpu1.inst 208101 # number of demand (read+write) misses 145011103Snilay@cs.wisc.edusystem.cpu1.icache.demand_misses::total 208101 # number of demand (read+write) misses 145111103Snilay@cs.wisc.edusystem.cpu1.icache.overall_misses::cpu1.inst 208101 # number of overall misses 145211103Snilay@cs.wisc.edusystem.cpu1.icache.overall_misses::total 208101 # number of overall misses 145311103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 2838828500 # number of ReadReq miss cycles 145411103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_latency::total 2838828500 # number of ReadReq miss cycles 145511103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_latency::cpu1.inst 2838828500 # number of demand (read+write) miss cycles 145611103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_latency::total 2838828500 # number of demand (read+write) miss cycles 145711103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_latency::cpu1.inst 2838828500 # number of overall miss cycles 145811103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_latency::total 2838828500 # number of overall miss cycles 145911103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_accesses::cpu1.inst 1438917 # number of ReadReq accesses(hits+misses) 146011103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_accesses::total 1438917 # number of ReadReq accesses(hits+misses) 146111103Snilay@cs.wisc.edusystem.cpu1.icache.demand_accesses::cpu1.inst 1438917 # number of demand (read+write) accesses 146211103Snilay@cs.wisc.edusystem.cpu1.icache.demand_accesses::total 1438917 # number of demand (read+write) accesses 146311103Snilay@cs.wisc.edusystem.cpu1.icache.overall_accesses::cpu1.inst 1438917 # number of overall (read+write) accesses 146411103Snilay@cs.wisc.edusystem.cpu1.icache.overall_accesses::total 1438917 # number of overall (read+write) accesses 146511103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.144623 # miss rate for ReadReq accesses 146611103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_miss_rate::total 0.144623 # miss rate for ReadReq accesses 146711103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.144623 # miss rate for demand accesses 146811103Snilay@cs.wisc.edusystem.cpu1.icache.demand_miss_rate::total 0.144623 # miss rate for demand accesses 146911103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.144623 # miss rate for overall accesses 147011103Snilay@cs.wisc.edusystem.cpu1.icache.overall_miss_rate::total 0.144623 # miss rate for overall accesses 147111103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13641.589901 # average ReadReq miss latency 147211103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_miss_latency::total 13641.589901 # average ReadReq miss latency 147311103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13641.589901 # average overall miss latency 147411103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_miss_latency::total 13641.589901 # average overall miss latency 147511103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13641.589901 # average overall miss latency 147611103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_miss_latency::total 13641.589901 # average overall miss latency 147711103Snilay@cs.wisc.edusystem.cpu1.icache.blocked_cycles::no_mshrs 462 # number of cycles access was blocked 147810576Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 147911103Snilay@cs.wisc.edusystem.cpu1.icache.blocked::no_mshrs 30 # number of cycles access was blocked 148010576Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 148111103Snilay@cs.wisc.edusystem.cpu1.icache.avg_blocked_cycles::no_mshrs 15.400000 # average number of cycles each access was blocked 148210576Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 148310576Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 148410576Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 148511103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 7047 # number of ReadReq MSHR hits 148611103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_hits::total 7047 # number of ReadReq MSHR hits 148711103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_hits::cpu1.inst 7047 # number of demand (read+write) MSHR hits 148811103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_hits::total 7047 # number of demand (read+write) MSHR hits 148911103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_hits::cpu1.inst 7047 # number of overall MSHR hits 149011103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_hits::total 7047 # number of overall MSHR hits 149111103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 201054 # number of ReadReq MSHR misses 149211103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_misses::total 201054 # number of ReadReq MSHR misses 149311103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_misses::cpu1.inst 201054 # number of demand (read+write) MSHR misses 149411103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_misses::total 201054 # number of demand (read+write) MSHR misses 149511103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_misses::cpu1.inst 201054 # number of overall MSHR misses 149611103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_misses::total 201054 # number of overall MSHR misses 149711103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2552554500 # number of ReadReq MSHR miss cycles 149811103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_latency::total 2552554500 # number of ReadReq MSHR miss cycles 149911103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2552554500 # number of demand (read+write) MSHR miss cycles 150011103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_latency::total 2552554500 # number of demand (read+write) MSHR miss cycles 150111103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2552554500 # number of overall MSHR miss cycles 150211103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_latency::total 2552554500 # number of overall MSHR miss cycles 150311103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.139726 # mshr miss rate for ReadReq accesses 150411103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.139726 # mshr miss rate for ReadReq accesses 150511103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.139726 # mshr miss rate for demand accesses 150611103Snilay@cs.wisc.edusystem.cpu1.icache.demand_mshr_miss_rate::total 0.139726 # mshr miss rate for demand accesses 150711103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.139726 # mshr miss rate for overall accesses 150811103Snilay@cs.wisc.edusystem.cpu1.icache.overall_mshr_miss_rate::total 0.139726 # mshr miss rate for overall accesses 150911103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12695.865290 # average ReadReq mshr miss latency 151011103Snilay@cs.wisc.edusystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12695.865290 # average ReadReq mshr miss latency 151111103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12695.865290 # average overall mshr miss latency 151211103Snilay@cs.wisc.edusystem.cpu1.icache.demand_avg_mshr_miss_latency::total 12695.865290 # average overall mshr miss latency 151311103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12695.865290 # average overall mshr miss latency 151411103Snilay@cs.wisc.edusystem.cpu1.icache.overall_avg_mshr_miss_latency::total 12695.865290 # average overall mshr miss latency 151510576Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 151610576Sandreas.hansson@arm.comsystem.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 151710576Sandreas.hansson@arm.comsystem.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 151810576Sandreas.hansson@arm.comsystem.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 151910576Sandreas.hansson@arm.comsystem.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 152010576Sandreas.hansson@arm.comsystem.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 152110576Sandreas.hansson@arm.comsystem.disk0.dma_write_txs 395 # Number of DMA write transactions. 152210576Sandreas.hansson@arm.comsystem.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 152310576Sandreas.hansson@arm.comsystem.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 152410576Sandreas.hansson@arm.comsystem.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 152510576Sandreas.hansson@arm.comsystem.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 152610576Sandreas.hansson@arm.comsystem.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 152710576Sandreas.hansson@arm.comsystem.disk2.dma_write_txs 1 # Number of DMA write transactions. 152811103Snilay@cs.wisc.edusystem.iobus.trans_dist::ReadReq 7371 # Transaction distribution 152911103Snilay@cs.wisc.edusystem.iobus.trans_dist::ReadResp 7371 # Transaction distribution 153011103Snilay@cs.wisc.edusystem.iobus.trans_dist::WriteReq 54460 # Transaction distribution 153111103Snilay@cs.wisc.edusystem.iobus.trans_dist::WriteResp 54460 # Transaction distribution 153211103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 11610 # Packet count per connected master and slave (bytes) 153311103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 468 # Packet count per connected master and slave (bytes) 153410576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) 153510576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) 153610892Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes) 153710892Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18148 # Packet count per connected master and slave (bytes) 153810576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2468 # Packet count per connected master and slave (bytes) 153911103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) 154010576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes) 154110576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) 154210576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes) 154310576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 154411103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.bridge.master::total 40202 # Packet count per connected master and slave (bytes) 154511103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83460 # Packet count per connected master and slave (bytes) 154611103Snilay@cs.wisc.edusystem.iobus.pkt_count_system.tsunami.ide.dma::total 83460 # Packet count per connected master and slave (bytes) 154711103Snilay@cs.wisc.edusystem.iobus.pkt_count::total 123662 # Packet count per connected master and slave (bytes) 154811103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 46440 # Cumulative packet size per connected master and slave (bytes) 154911103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 1872 # Cumulative packet size per connected master and slave (bytes) 155010576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) 155110576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) 155210892Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes) 155310892Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 # Cumulative packet size per connected master and slave (bytes) 155410576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9852 # Cumulative packet size per connected master and slave (bytes) 155511103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) 155610576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes) 155710576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) 155810576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) 155910576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 156011103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.bridge.master::total 72634 # Cumulative packet size per connected master and slave (bytes) 156111103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661648 # Cumulative packet size per connected master and slave (bytes) 156211103Snilay@cs.wisc.edusystem.iobus.pkt_size_system.tsunami.ide.dma::total 2661648 # Cumulative packet size per connected master and slave (bytes) 156311103Snilay@cs.wisc.edusystem.iobus.pkt_size::total 2734282 # Cumulative packet size per connected master and slave (bytes) 156411103Snilay@cs.wisc.edusystem.iobus.reqLayer0.occupancy 10965000 # Layer occupancy (ticks) 156510576Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 156611103Snilay@cs.wisc.edusystem.iobus.reqLayer1.occupancy 350000 # Layer occupancy (ticks) 156710576Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 156810576Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks) 156910576Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 157010576Sandreas.hansson@arm.comsystem.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks) 157110576Sandreas.hansson@arm.comsystem.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) 157210892Sandreas.hansson@arm.comsystem.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks) 157310576Sandreas.hansson@arm.comsystem.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) 157410892Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 13505000 # Layer occupancy (ticks) 157510576Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 157610576Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 2450000 # Layer occupancy (ticks) 157710576Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 157811103Snilay@cs.wisc.edusystem.iobus.reqLayer25.occupancy 5166000 # Layer occupancy (ticks) 157910576Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 158010576Sandreas.hansson@arm.comsystem.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks) 158110576Sandreas.hansson@arm.comsystem.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 158210576Sandreas.hansson@arm.comsystem.iobus.reqLayer27.occupancy 76000 # Layer occupancy (ticks) 158310576Sandreas.hansson@arm.comsystem.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 158410576Sandreas.hansson@arm.comsystem.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) 158510576Sandreas.hansson@arm.comsystem.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 158611103Snilay@cs.wisc.edusystem.iobus.reqLayer29.occupancy 216128229 # Layer occupancy (ticks) 158710576Sandreas.hansson@arm.comsystem.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) 158810576Sandreas.hansson@arm.comsystem.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) 158910576Sandreas.hansson@arm.comsystem.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) 159011103Snilay@cs.wisc.edusystem.iobus.respLayer0.occupancy 27294000 # Layer occupancy (ticks) 159110576Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 159211103Snilay@cs.wisc.edusystem.iobus.respLayer1.occupancy 41956000 # Layer occupancy (ticks) 159310576Sandreas.hansson@arm.comsystem.iobus.respLayer1.utilization 0.0 # Layer utilization (%) 159411103Snilay@cs.wisc.edusystem.iocache.tags.replacements 41698 # number of replacements 159511103Snilay@cs.wisc.edusystem.iocache.tags.tagsinuse 0.504095 # Cycle average of tags in use 159610576Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 0 # Total number of references to valid blocks. 159711103Snilay@cs.wisc.edusystem.iocache.tags.sampled_refs 41714 # Sample count of references to valid blocks. 159810576Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0 # Average number of references to valid blocks. 159911103Snilay@cs.wisc.edusystem.iocache.tags.warmup_cycle 1711315950000 # Cycle when the warmup percentage was hit. 160011103Snilay@cs.wisc.edusystem.iocache.tags.occ_blocks::tsunami.ide 0.504095 # Average occupied blocks per requestor 160111103Snilay@cs.wisc.edusystem.iocache.tags.occ_percent::tsunami.ide 0.031506 # Average percentage of cache occupancy 160211103Snilay@cs.wisc.edusystem.iocache.tags.occ_percent::total 0.031506 # Average percentage of cache occupancy 160310576Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 160410576Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id 160510576Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 160611103Snilay@cs.wisc.edusystem.iocache.tags.tag_accesses 375570 # Number of tag accesses 160711103Snilay@cs.wisc.edusystem.iocache.tags.data_accesses 375570 # Number of data accesses 160811103Snilay@cs.wisc.edusystem.iocache.ReadReq_misses::tsunami.ide 178 # number of ReadReq misses 160911103Snilay@cs.wisc.edusystem.iocache.ReadReq_misses::total 178 # number of ReadReq misses 161010892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses 161110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses 161211103Snilay@cs.wisc.edusystem.iocache.demand_misses::tsunami.ide 178 # number of demand (read+write) misses 161311103Snilay@cs.wisc.edusystem.iocache.demand_misses::total 178 # number of demand (read+write) misses 161411103Snilay@cs.wisc.edusystem.iocache.overall_misses::tsunami.ide 178 # number of overall misses 161511103Snilay@cs.wisc.edusystem.iocache.overall_misses::total 178 # number of overall misses 161611103Snilay@cs.wisc.edusystem.iocache.ReadReq_miss_latency::tsunami.ide 22218883 # number of ReadReq miss cycles 161711103Snilay@cs.wisc.edusystem.iocache.ReadReq_miss_latency::total 22218883 # number of ReadReq miss cycles 161811103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_miss_latency::tsunami.ide 4907321346 # number of WriteLineReq miss cycles 161911103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_miss_latency::total 4907321346 # number of WriteLineReq miss cycles 162011103Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::tsunami.ide 22218883 # number of demand (read+write) miss cycles 162111103Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::total 22218883 # number of demand (read+write) miss cycles 162211103Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::tsunami.ide 22218883 # number of overall miss cycles 162311103Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::total 22218883 # number of overall miss cycles 162411103Snilay@cs.wisc.edusystem.iocache.ReadReq_accesses::tsunami.ide 178 # number of ReadReq accesses(hits+misses) 162511103Snilay@cs.wisc.edusystem.iocache.ReadReq_accesses::total 178 # number of ReadReq accesses(hits+misses) 162610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses) 162710892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses) 162811103Snilay@cs.wisc.edusystem.iocache.demand_accesses::tsunami.ide 178 # number of demand (read+write) accesses 162911103Snilay@cs.wisc.edusystem.iocache.demand_accesses::total 178 # number of demand (read+write) accesses 163011103Snilay@cs.wisc.edusystem.iocache.overall_accesses::tsunami.ide 178 # number of overall (read+write) accesses 163111103Snilay@cs.wisc.edusystem.iocache.overall_accesses::total 178 # number of overall (read+write) accesses 163210576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 163310576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 163410892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses 163510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 163610576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 163710576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 163810576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 163910576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 164011103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_miss_latency::tsunami.ide 124825.185393 # average ReadReq miss latency 164111103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_miss_latency::total 124825.185393 # average ReadReq miss latency 164211103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118100.725501 # average WriteLineReq miss latency 164311103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_miss_latency::total 118100.725501 # average WriteLineReq miss latency 164411103Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::tsunami.ide 124825.185393 # average overall miss latency 164511103Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::total 124825.185393 # average overall miss latency 164611103Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::tsunami.ide 124825.185393 # average overall miss latency 164711103Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::total 124825.185393 # average overall miss latency 164810892Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 164910576Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 165010892Sandreas.hansson@arm.comsystem.iocache.blocked::no_mshrs 0 # number of cycles access was blocked 165110576Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 165210892Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 165310576Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 165410585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 165510576Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 165611103Snilay@cs.wisc.edusystem.iocache.writebacks::writebacks 41520 # number of writebacks 165711103Snilay@cs.wisc.edusystem.iocache.writebacks::total 41520 # number of writebacks 165811103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_misses::tsunami.ide 178 # number of ReadReq MSHR misses 165911103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_misses::total 178 # number of ReadReq MSHR misses 166010892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::tsunami.ide 41552 # number of WriteLineReq MSHR misses 166110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 41552 # number of WriteLineReq MSHR misses 166211103Snilay@cs.wisc.edusystem.iocache.demand_mshr_misses::tsunami.ide 178 # number of demand (read+write) MSHR misses 166311103Snilay@cs.wisc.edusystem.iocache.demand_mshr_misses::total 178 # number of demand (read+write) MSHR misses 166411103Snilay@cs.wisc.edusystem.iocache.overall_mshr_misses::tsunami.ide 178 # number of overall MSHR misses 166511103Snilay@cs.wisc.edusystem.iocache.overall_mshr_misses::total 178 # number of overall MSHR misses 166611103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13318883 # number of ReadReq MSHR miss cycles 166711103Snilay@cs.wisc.edusystem.iocache.ReadReq_mshr_miss_latency::total 13318883 # number of ReadReq MSHR miss cycles 166811103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2829721346 # number of WriteLineReq MSHR miss cycles 166911103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_mshr_miss_latency::total 2829721346 # number of WriteLineReq MSHR miss cycles 167011103Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::tsunami.ide 13318883 # number of demand (read+write) MSHR miss cycles 167111103Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::total 13318883 # number of demand (read+write) MSHR miss cycles 167211103Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::tsunami.ide 13318883 # number of overall MSHR miss cycles 167311103Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::total 13318883 # number of overall MSHR miss cycles 167410576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 167510576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 167610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses 167710892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 167810576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 167910576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 168010576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 168110576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 168211103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 74825.185393 # average ReadReq mshr miss latency 168311103Snilay@cs.wisc.edusystem.iocache.ReadReq_avg_mshr_miss_latency::total 74825.185393 # average ReadReq mshr miss latency 168411103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68100.725501 # average WriteLineReq mshr miss latency 168511103Snilay@cs.wisc.edusystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 68100.725501 # average WriteLineReq mshr miss latency 168611103Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74825.185393 # average overall mshr miss latency 168711103Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::total 74825.185393 # average overall mshr miss latency 168811103Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74825.185393 # average overall mshr miss latency 168911103Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::total 74825.185393 # average overall mshr miss latency 169010576Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 169111103Snilay@cs.wisc.edusystem.l2c.tags.replacements 344930 # number of replacements 169211103Snilay@cs.wisc.edusystem.l2c.tags.tagsinuse 65239.787598 # Cycle average of tags in use 169311103Snilay@cs.wisc.edusystem.l2c.tags.total_refs 3999339 # Total number of references to valid blocks. 169411103Snilay@cs.wisc.edusystem.l2c.tags.sampled_refs 410104 # Sample count of references to valid blocks. 169511103Snilay@cs.wisc.edusystem.l2c.tags.avg_refs 9.752012 # Average number of references to valid blocks. 169611103Snilay@cs.wisc.edusystem.l2c.tags.warmup_cycle 7535462000 # Cycle when the warmup percentage was hit. 169711103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::writebacks 53414.062989 # Average occupied blocks per requestor 169811103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu0.inst 5366.108277 # Average occupied blocks per requestor 169911103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu0.data 6187.949092 # Average occupied blocks per requestor 170011103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu1.inst 208.288223 # Average occupied blocks per requestor 170111103Snilay@cs.wisc.edusystem.l2c.tags.occ_blocks::cpu1.data 63.379017 # Average occupied blocks per requestor 170211103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::writebacks 0.815034 # Average percentage of cache occupancy 170311103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu0.inst 0.081880 # Average percentage of cache occupancy 170411103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu0.data 0.094421 # Average percentage of cache occupancy 170511103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu1.inst 0.003178 # Average percentage of cache occupancy 170611103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::cpu1.data 0.000967 # Average percentage of cache occupancy 170711103Snilay@cs.wisc.edusystem.l2c.tags.occ_percent::total 0.995480 # Average percentage of cache occupancy 170811103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_blocks::1024 65174 # Occupied blocks per task id 170911103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::0 220 # Occupied blocks per task id 171011103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::1 2299 # Occupied blocks per task id 171111103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::2 6267 # Occupied blocks per task id 171211103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::3 5773 # Occupied blocks per task id 171311103Snilay@cs.wisc.edusystem.l2c.tags.age_task_id_blocks_1024::4 50615 # Occupied blocks per task id 171411103Snilay@cs.wisc.edusystem.l2c.tags.occ_task_id_percent::1024 0.994476 # Percentage of cache occupancy per task id 171511103Snilay@cs.wisc.edusystem.l2c.tags.tag_accesses 38456225 # Number of tag accesses 171611103Snilay@cs.wisc.edusystem.l2c.tags.data_accesses 38456225 # Number of data accesses 171711103Snilay@cs.wisc.edusystem.l2c.Writeback_hits::writebacks 823353 # number of Writeback hits 171811103Snilay@cs.wisc.edusystem.l2c.Writeback_hits::total 823353 # number of Writeback hits 171911103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_hits::cpu0.data 170 # number of UpgradeReq hits 172011103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_hits::cpu1.data 230 # number of UpgradeReq hits 172111103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_hits::total 400 # number of UpgradeReq hits 172211103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_hits::cpu0.data 49 # number of SCUpgradeReq hits 172311103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_hits::cpu1.data 26 # number of SCUpgradeReq hits 172411103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_hits::total 75 # number of SCUpgradeReq hits 172511103Snilay@cs.wisc.edusystem.l2c.ReadExReq_hits::cpu0.data 159888 # number of ReadExReq hits 172611103Snilay@cs.wisc.edusystem.l2c.ReadExReq_hits::cpu1.data 19633 # number of ReadExReq hits 172711103Snilay@cs.wisc.edusystem.l2c.ReadExReq_hits::total 179521 # number of ReadExReq hits 172811103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_hits::cpu0.inst 914307 # number of ReadCleanReq hits 172911103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_hits::cpu1.inst 199175 # number of ReadCleanReq hits 173011103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_hits::total 1113482 # number of ReadCleanReq hits 173111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu0.data 746483 # number of ReadSharedReq hits 173211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::cpu1.data 59707 # number of ReadSharedReq hits 173311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_hits::total 806190 # number of ReadSharedReq hits 173411103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu0.inst 914307 # number of demand (read+write) hits 173511103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu0.data 906371 # number of demand (read+write) hits 173611103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu1.inst 199175 # number of demand (read+write) hits 173711103Snilay@cs.wisc.edusystem.l2c.demand_hits::cpu1.data 79340 # number of demand (read+write) hits 173811103Snilay@cs.wisc.edusystem.l2c.demand_hits::total 2099193 # number of demand (read+write) hits 173911103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu0.inst 914307 # number of overall hits 174011103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu0.data 906371 # number of overall hits 174111103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu1.inst 199175 # number of overall hits 174211103Snilay@cs.wisc.edusystem.l2c.overall_hits::cpu1.data 79340 # number of overall hits 174311103Snilay@cs.wisc.edusystem.l2c.overall_hits::total 2099193 # number of overall hits 174411103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_misses::cpu0.data 2738 # number of UpgradeReq misses 174511103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_misses::cpu1.data 1002 # number of UpgradeReq misses 174611103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_misses::total 3740 # number of UpgradeReq misses 174711103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_misses::cpu0.data 352 # number of SCUpgradeReq misses 174811103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_misses::cpu1.data 366 # number of SCUpgradeReq misses 174911103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_misses::total 718 # number of SCUpgradeReq misses 175011103Snilay@cs.wisc.edusystem.l2c.ReadExReq_misses::cpu0.data 114723 # number of ReadExReq misses 175111103Snilay@cs.wisc.edusystem.l2c.ReadExReq_misses::cpu1.data 7302 # number of ReadExReq misses 175211103Snilay@cs.wisc.edusystem.l2c.ReadExReq_misses::total 122025 # number of ReadExReq misses 175311103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_misses::cpu0.inst 13477 # number of ReadCleanReq misses 175411103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_misses::cpu1.inst 1849 # number of ReadCleanReq misses 175511103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_misses::total 15326 # number of ReadCleanReq misses 175611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu0.data 272988 # number of ReadSharedReq misses 175711103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::cpu1.data 841 # number of ReadSharedReq misses 175811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_misses::total 273829 # number of ReadSharedReq misses 175911103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu0.inst 13477 # number of demand (read+write) misses 176011103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu0.data 387711 # number of demand (read+write) misses 176111103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu1.inst 1849 # number of demand (read+write) misses 176211103Snilay@cs.wisc.edusystem.l2c.demand_misses::cpu1.data 8143 # number of demand (read+write) misses 176311103Snilay@cs.wisc.edusystem.l2c.demand_misses::total 411180 # number of demand (read+write) misses 176411103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu0.inst 13477 # number of overall misses 176511103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu0.data 387711 # number of overall misses 176611103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu1.inst 1849 # number of overall misses 176711103Snilay@cs.wisc.edusystem.l2c.overall_misses::cpu1.data 8143 # number of overall misses 176811103Snilay@cs.wisc.edusystem.l2c.overall_misses::total 411180 # number of overall misses 176911103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_latency::cpu0.data 1902000 # number of UpgradeReq miss cycles 177011103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_latency::cpu1.data 5314000 # number of UpgradeReq miss cycles 177111103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_latency::total 7216000 # number of UpgradeReq miss cycles 177211103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 1240500 # number of SCUpgradeReq miss cycles 177311103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 123000 # number of SCUpgradeReq miss cycles 177411103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_latency::total 1363500 # number of SCUpgradeReq miss cycles 177511103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_latency::cpu0.data 10174433000 # number of ReadExReq miss cycles 177611103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_latency::cpu1.data 803053000 # number of ReadExReq miss cycles 177711103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_latency::total 10977486000 # number of ReadExReq miss cycles 177811103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_miss_latency::cpu0.inst 1122774000 # number of ReadCleanReq miss cycles 177911103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_miss_latency::cpu1.inst 155099500 # number of ReadCleanReq miss cycles 178011103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_miss_latency::total 1277873500 # number of ReadCleanReq miss cycles 178111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu0.data 19926572000 # number of ReadSharedReq miss cycles 178211103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::cpu1.data 76887500 # number of ReadSharedReq miss cycles 178311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_latency::total 20003459500 # number of ReadSharedReq miss cycles 178411103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu0.inst 1122774000 # number of demand (read+write) miss cycles 178511103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu0.data 30101005000 # number of demand (read+write) miss cycles 178611103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu1.inst 155099500 # number of demand (read+write) miss cycles 178711103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::cpu1.data 879940500 # number of demand (read+write) miss cycles 178811103Snilay@cs.wisc.edusystem.l2c.demand_miss_latency::total 32258819000 # number of demand (read+write) miss cycles 178911103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu0.inst 1122774000 # number of overall miss cycles 179011103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu0.data 30101005000 # number of overall miss cycles 179111103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu1.inst 155099500 # number of overall miss cycles 179211103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::cpu1.data 879940500 # number of overall miss cycles 179311103Snilay@cs.wisc.edusystem.l2c.overall_miss_latency::total 32258819000 # number of overall miss cycles 179411103Snilay@cs.wisc.edusystem.l2c.Writeback_accesses::writebacks 823353 # number of Writeback accesses(hits+misses) 179511103Snilay@cs.wisc.edusystem.l2c.Writeback_accesses::total 823353 # number of Writeback accesses(hits+misses) 179611103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_accesses::cpu0.data 2908 # number of UpgradeReq accesses(hits+misses) 179711103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_accesses::cpu1.data 1232 # number of UpgradeReq accesses(hits+misses) 179811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_accesses::total 4140 # number of UpgradeReq accesses(hits+misses) 179911103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_accesses::cpu0.data 401 # number of SCUpgradeReq accesses(hits+misses) 180011103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_accesses::cpu1.data 392 # number of SCUpgradeReq accesses(hits+misses) 180111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_accesses::total 793 # number of SCUpgradeReq accesses(hits+misses) 180211103Snilay@cs.wisc.edusystem.l2c.ReadExReq_accesses::cpu0.data 274611 # number of ReadExReq accesses(hits+misses) 180311103Snilay@cs.wisc.edusystem.l2c.ReadExReq_accesses::cpu1.data 26935 # number of ReadExReq accesses(hits+misses) 180411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_accesses::total 301546 # number of ReadExReq accesses(hits+misses) 180511103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_accesses::cpu0.inst 927784 # number of ReadCleanReq accesses(hits+misses) 180611103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_accesses::cpu1.inst 201024 # number of ReadCleanReq accesses(hits+misses) 180711103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_accesses::total 1128808 # number of ReadCleanReq accesses(hits+misses) 180811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu0.data 1019471 # number of ReadSharedReq accesses(hits+misses) 180911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::cpu1.data 60548 # number of ReadSharedReq accesses(hits+misses) 181011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_accesses::total 1080019 # number of ReadSharedReq accesses(hits+misses) 181111103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu0.inst 927784 # number of demand (read+write) accesses 181211103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu0.data 1294082 # number of demand (read+write) accesses 181311103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu1.inst 201024 # number of demand (read+write) accesses 181411103Snilay@cs.wisc.edusystem.l2c.demand_accesses::cpu1.data 87483 # number of demand (read+write) accesses 181511103Snilay@cs.wisc.edusystem.l2c.demand_accesses::total 2510373 # number of demand (read+write) accesses 181611103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu0.inst 927784 # number of overall (read+write) accesses 181711103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu0.data 1294082 # number of overall (read+write) accesses 181811103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu1.inst 201024 # number of overall (read+write) accesses 181911103Snilay@cs.wisc.edusystem.l2c.overall_accesses::cpu1.data 87483 # number of overall (read+write) accesses 182011103Snilay@cs.wisc.edusystem.l2c.overall_accesses::total 2510373 # number of overall (read+write) accesses 182111103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.941541 # miss rate for UpgradeReq accesses 182211103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.813312 # miss rate for UpgradeReq accesses 182311103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_miss_rate::total 0.903382 # miss rate for UpgradeReq accesses 182411103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.877805 # miss rate for SCUpgradeReq accesses 182511103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.933673 # miss rate for SCUpgradeReq accesses 182611103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_miss_rate::total 0.905422 # miss rate for SCUpgradeReq accesses 182711103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_rate::cpu0.data 0.417765 # miss rate for ReadExReq accesses 182811103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_rate::cpu1.data 0.271097 # miss rate for ReadExReq accesses 182911103Snilay@cs.wisc.edusystem.l2c.ReadExReq_miss_rate::total 0.404665 # miss rate for ReadExReq accesses 183011103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.014526 # miss rate for ReadCleanReq accesses 183111103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.009198 # miss rate for ReadCleanReq accesses 183211103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_miss_rate::total 0.013577 # miss rate for ReadCleanReq accesses 183311103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.267774 # miss rate for ReadSharedReq accesses 183411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.013890 # miss rate for ReadSharedReq accesses 183511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_miss_rate::total 0.253541 # miss rate for ReadSharedReq accesses 183611103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu0.inst 0.014526 # miss rate for demand accesses 183711103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu0.data 0.299603 # miss rate for demand accesses 183811103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu1.inst 0.009198 # miss rate for demand accesses 183911103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::cpu1.data 0.093081 # miss rate for demand accesses 184011103Snilay@cs.wisc.edusystem.l2c.demand_miss_rate::total 0.163792 # miss rate for demand accesses 184111103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu0.inst 0.014526 # miss rate for overall accesses 184211103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu0.data 0.299603 # miss rate for overall accesses 184311103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu1.inst 0.009198 # miss rate for overall accesses 184411103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::cpu1.data 0.093081 # miss rate for overall accesses 184511103Snilay@cs.wisc.edusystem.l2c.overall_miss_rate::total 0.163792 # miss rate for overall accesses 184611103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 694.667641 # average UpgradeReq miss latency 184711103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5303.393214 # average UpgradeReq miss latency 184811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_miss_latency::total 1929.411765 # average UpgradeReq miss latency 184911103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 3524.147727 # average SCUpgradeReq miss latency 185011103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 336.065574 # average SCUpgradeReq miss latency 185111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_miss_latency::total 1899.025070 # average SCUpgradeReq miss latency 185211103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 88686.950306 # average ReadExReq miss latency 185311103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 109977.129554 # average ReadExReq miss latency 185411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_miss_latency::total 89960.958820 # average ReadExReq miss latency 185511103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 83310.380649 # average ReadCleanReq miss latency 185611103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 83882.909681 # average ReadCleanReq miss latency 185711103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_avg_miss_latency::total 83379.453217 # average ReadCleanReq miss latency 185811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 72994.314768 # average ReadSharedReq miss latency 185911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 91423.900119 # average ReadSharedReq miss latency 186011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_miss_latency::total 73050.916813 # average ReadSharedReq miss latency 186111103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu0.inst 83310.380649 # average overall miss latency 186211103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu0.data 77637.737903 # average overall miss latency 186311103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu1.inst 83882.909681 # average overall miss latency 186411103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::cpu1.data 108060.972615 # average overall miss latency 186511103Snilay@cs.wisc.edusystem.l2c.demand_avg_miss_latency::total 78454.251180 # average overall miss latency 186611103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu0.inst 83310.380649 # average overall miss latency 186711103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu0.data 77637.737903 # average overall miss latency 186811103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu1.inst 83882.909681 # average overall miss latency 186911103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::cpu1.data 108060.972615 # average overall miss latency 187011103Snilay@cs.wisc.edusystem.l2c.overall_avg_miss_latency::total 78454.251180 # average overall miss latency 187110576Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 187210576Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 187310576Sandreas.hansson@arm.comsystem.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 187410576Sandreas.hansson@arm.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 187510576Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 187610576Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 187710576Sandreas.hansson@arm.comsystem.l2c.fast_writes 0 # number of fast writes performed 187810576Sandreas.hansson@arm.comsystem.l2c.cache_copies 0 # number of cache copies performed 187911103Snilay@cs.wisc.edusystem.l2c.writebacks::writebacks 81317 # number of writebacks 188011103Snilay@cs.wisc.edusystem.l2c.writebacks::total 81317 # number of writebacks 188110892Sandreas.hansson@arm.comsystem.l2c.ReadCleanReq_mshr_hits::cpu0.inst 1 # number of ReadCleanReq MSHR hits 188210892Sandreas.hansson@arm.comsystem.l2c.ReadCleanReq_mshr_hits::cpu1.inst 17 # number of ReadCleanReq MSHR hits 188310892Sandreas.hansson@arm.comsystem.l2c.ReadCleanReq_mshr_hits::total 18 # number of ReadCleanReq MSHR hits 188410892Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits 188510892Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 17 # number of demand (read+write) MSHR hits 188611103Snilay@cs.wisc.edusystem.l2c.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits 188710892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits 188810892Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 17 # number of overall MSHR hits 188911103Snilay@cs.wisc.edusystem.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits 189011103Snilay@cs.wisc.edusystem.l2c.CleanEvict_mshr_misses::writebacks 353 # number of CleanEvict MSHR misses 189111103Snilay@cs.wisc.edusystem.l2c.CleanEvict_mshr_misses::total 353 # number of CleanEvict MSHR misses 189211103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_misses::cpu0.data 2738 # number of UpgradeReq MSHR misses 189311103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_misses::cpu1.data 1002 # number of UpgradeReq MSHR misses 189411103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_misses::total 3740 # number of UpgradeReq MSHR misses 189511103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 352 # number of SCUpgradeReq MSHR misses 189611103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 366 # number of SCUpgradeReq MSHR misses 189711103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_misses::total 718 # number of SCUpgradeReq MSHR misses 189811103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_misses::cpu0.data 114723 # number of ReadExReq MSHR misses 189911103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_misses::cpu1.data 7302 # number of ReadExReq MSHR misses 190011103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_misses::total 122025 # number of ReadExReq MSHR misses 190111103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_misses::cpu0.inst 13476 # number of ReadCleanReq MSHR misses 190211103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1832 # number of ReadCleanReq MSHR misses 190311103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_misses::total 15308 # number of ReadCleanReq MSHR misses 190411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 272988 # number of ReadSharedReq MSHR misses 190511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 841 # number of ReadSharedReq MSHR misses 190611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_misses::total 273829 # number of ReadSharedReq MSHR misses 190711103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu0.inst 13476 # number of demand (read+write) MSHR misses 190811103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu0.data 387711 # number of demand (read+write) MSHR misses 190911103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu1.inst 1832 # number of demand (read+write) MSHR misses 191011103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::cpu1.data 8143 # number of demand (read+write) MSHR misses 191111103Snilay@cs.wisc.edusystem.l2c.demand_mshr_misses::total 411162 # number of demand (read+write) MSHR misses 191211103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu0.inst 13476 # number of overall MSHR misses 191311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu0.data 387711 # number of overall MSHR misses 191411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu1.inst 1832 # number of overall MSHR misses 191511103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::cpu1.data 8143 # number of overall MSHR misses 191611103Snilay@cs.wisc.edusystem.l2c.overall_mshr_misses::total 411162 # number of overall MSHR misses 191711103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 7035 # number of ReadReq MSHR uncacheable 191811103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 158 # number of ReadReq MSHR uncacheable 191911103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable::total 7193 # number of ReadReq MSHR uncacheable 192011103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 10024 # number of WriteReq MSHR uncacheable 192111103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 2884 # number of WriteReq MSHR uncacheable 192211103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable::total 12908 # number of WriteReq MSHR uncacheable 192311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 17059 # number of overall MSHR uncacheable misses 192411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 3042 # number of overall MSHR uncacheable misses 192511103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_misses::total 20101 # number of overall MSHR uncacheable misses 192611103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 57077500 # number of UpgradeReq MSHR miss cycles 192711103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 20724000 # number of UpgradeReq MSHR miss cycles 192811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_latency::total 77801500 # number of UpgradeReq MSHR miss cycles 192911103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7323000 # number of SCUpgradeReq MSHR miss cycles 193011103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 7608000 # number of SCUpgradeReq MSHR miss cycles 193111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_latency::total 14931000 # number of SCUpgradeReq MSHR miss cycles 193211103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 9027203000 # number of ReadExReq MSHR miss cycles 193311103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 730033000 # number of ReadExReq MSHR miss cycles 193411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_latency::total 9757236000 # number of ReadExReq MSHR miss cycles 193511103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 987919000 # number of ReadCleanReq MSHR miss cycles 193611103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 135556000 # number of ReadCleanReq MSHR miss cycles 193711103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_miss_latency::total 1123475000 # number of ReadCleanReq MSHR miss cycles 193811103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 17205778500 # number of ReadSharedReq MSHR miss cycles 193911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 68477500 # number of ReadSharedReq MSHR miss cycles 194011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_latency::total 17274256000 # number of ReadSharedReq MSHR miss cycles 194111103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu0.inst 987919000 # number of demand (read+write) MSHR miss cycles 194211103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu0.data 26232981500 # number of demand (read+write) MSHR miss cycles 194311103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu1.inst 135556000 # number of demand (read+write) MSHR miss cycles 194411103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::cpu1.data 798510500 # number of demand (read+write) MSHR miss cycles 194511103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_latency::total 28154967000 # number of demand (read+write) MSHR miss cycles 194611103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu0.inst 987919000 # number of overall MSHR miss cycles 194711103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu0.data 26232981500 # number of overall MSHR miss cycles 194811103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu1.inst 135556000 # number of overall MSHR miss cycles 194911103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::cpu1.data 798510500 # number of overall MSHR miss cycles 195011103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_latency::total 28154967000 # number of overall MSHR miss cycles 195111103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1392804000 # number of ReadReq MSHR uncacheable cycles 195211103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 27752000 # number of ReadReq MSHR uncacheable cycles 195311103Snilay@cs.wisc.edusystem.l2c.ReadReq_mshr_uncacheable_latency::total 1420556000 # number of ReadReq MSHR uncacheable cycles 195411103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2037629000 # number of WriteReq MSHR uncacheable cycles 195511103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 601171500 # number of WriteReq MSHR uncacheable cycles 195611103Snilay@cs.wisc.edusystem.l2c.WriteReq_mshr_uncacheable_latency::total 2638800500 # number of WriteReq MSHR uncacheable cycles 195711103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 3430433000 # number of overall MSHR uncacheable cycles 195811103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 628923500 # number of overall MSHR uncacheable cycles 195911103Snilay@cs.wisc.edusystem.l2c.overall_mshr_uncacheable_latency::total 4059356500 # number of overall MSHR uncacheable cycles 196010892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 196110892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 196211103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.941541 # mshr miss rate for UpgradeReq accesses 196311103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.813312 # mshr miss rate for UpgradeReq accesses 196411103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_mshr_miss_rate::total 0.903382 # mshr miss rate for UpgradeReq accesses 196511103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.877805 # mshr miss rate for SCUpgradeReq accesses 196611103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.933673 # mshr miss rate for SCUpgradeReq accesses 196711103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.905422 # mshr miss rate for SCUpgradeReq accesses 196811103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.417765 # mshr miss rate for ReadExReq accesses 196911103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.271097 # mshr miss rate for ReadExReq accesses 197011103Snilay@cs.wisc.edusystem.l2c.ReadExReq_mshr_miss_rate::total 0.404665 # mshr miss rate for ReadExReq accesses 197111103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.014525 # mshr miss rate for ReadCleanReq accesses 197211103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.009113 # mshr miss rate for ReadCleanReq accesses 197311103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_mshr_miss_rate::total 0.013561 # mshr miss rate for ReadCleanReq accesses 197411103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.267774 # mshr miss rate for ReadSharedReq accesses 197511103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.013890 # mshr miss rate for ReadSharedReq accesses 197611103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.253541 # mshr miss rate for ReadSharedReq accesses 197711103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.014525 # mshr miss rate for demand accesses 197811103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu0.data 0.299603 # mshr miss rate for demand accesses 197911103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.009113 # mshr miss rate for demand accesses 198011103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::cpu1.data 0.093081 # mshr miss rate for demand accesses 198111103Snilay@cs.wisc.edusystem.l2c.demand_mshr_miss_rate::total 0.163785 # mshr miss rate for demand accesses 198211103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.014525 # mshr miss rate for overall accesses 198311103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu0.data 0.299603 # mshr miss rate for overall accesses 198411103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.009113 # mshr miss rate for overall accesses 198511103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::cpu1.data 0.093081 # mshr miss rate for overall accesses 198611103Snilay@cs.wisc.edusystem.l2c.overall_mshr_miss_rate::total 0.163785 # mshr miss rate for overall accesses 198711103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20846.420745 # average UpgradeReq mshr miss latency 198811103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20682.634731 # average UpgradeReq mshr miss latency 198911103Snilay@cs.wisc.edusystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 20802.540107 # average UpgradeReq mshr miss latency 199011103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20803.977273 # average SCUpgradeReq mshr miss latency 199111103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 20786.885246 # average SCUpgradeReq mshr miss latency 199211103Snilay@cs.wisc.edusystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 20795.264624 # average SCUpgradeReq mshr miss latency 199311103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 78686.950306 # average ReadExReq mshr miss latency 199411103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 99977.129554 # average ReadExReq mshr miss latency 199511103Snilay@cs.wisc.edusystem.l2c.ReadExReq_avg_mshr_miss_latency::total 79960.958820 # average ReadExReq mshr miss latency 199611103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 73309.513209 # average ReadCleanReq mshr miss latency 199711103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 73993.449782 # average ReadCleanReq mshr miss latency 199811103Snilay@cs.wisc.edusystem.l2c.ReadCleanReq_avg_mshr_miss_latency::total 73391.363993 # average ReadCleanReq mshr miss latency 199911103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63027.600114 # average ReadSharedReq mshr miss latency 200011103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 81423.900119 # average ReadSharedReq mshr miss latency 200111103Snilay@cs.wisc.edusystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63084.099931 # average ReadSharedReq mshr miss latency 200211103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 73309.513209 # average overall mshr miss latency 200311103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 67661.174174 # average overall mshr miss latency 200411103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 73993.449782 # average overall mshr miss latency 200511103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 98060.972615 # average overall mshr miss latency 200611103Snilay@cs.wisc.edusystem.l2c.demand_avg_mshr_miss_latency::total 68476.578575 # average overall mshr miss latency 200711103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 73309.513209 # average overall mshr miss latency 200811103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 67661.174174 # average overall mshr miss latency 200911103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 73993.449782 # average overall mshr miss latency 201011103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 98060.972615 # average overall mshr miss latency 201111103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_miss_latency::total 68476.578575 # average overall mshr miss latency 201211103Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 197982.089552 # average ReadReq mshr uncacheable latency 201311103Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 175645.569620 # average ReadReq mshr uncacheable latency 201411103Snilay@cs.wisc.edusystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 197491.450021 # average ReadReq mshr uncacheable latency 201511103Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 203275.039904 # average WriteReq mshr uncacheable latency 201611103Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 208450.589459 # average WriteReq mshr uncacheable latency 201711103Snilay@cs.wisc.edusystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total 204431.399132 # average WriteReq mshr uncacheable latency 201811103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 201092.268011 # average overall mshr uncacheable latency 201911103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 206746.712689 # average overall mshr uncacheable latency 202011103Snilay@cs.wisc.edusystem.l2c.overall_avg_mshr_uncacheable_latency::total 201947.987662 # average overall mshr uncacheable latency 202110576Sandreas.hansson@arm.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 202211103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadReq 7193 # Transaction distribution 202311103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadResp 296434 # Transaction distribution 202411103Snilay@cs.wisc.edusystem.membus.trans_dist::WriteReq 12908 # Transaction distribution 202511103Snilay@cs.wisc.edusystem.membus.trans_dist::WriteResp 12908 # Transaction distribution 202611103Snilay@cs.wisc.edusystem.membus.trans_dist::Writeback 122837 # Transaction distribution 202711103Snilay@cs.wisc.edusystem.membus.trans_dist::CleanEvict 263082 # Transaction distribution 202811103Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeReq 9353 # Transaction distribution 202911103Snilay@cs.wisc.edusystem.membus.trans_dist::SCUpgradeReq 4872 # Transaction distribution 203011103Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeResp 4824 # Transaction distribution 203111103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExReq 122000 # Transaction distribution 203211103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExResp 121659 # Transaction distribution 203311103Snilay@cs.wisc.edusystem.membus.trans_dist::ReadSharedReq 289315 # Transaction distribution 203411103Snilay@cs.wisc.edusystem.membus.trans_dist::BadAddressError 74 # Transaction distribution 203510892Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateReq 41552 # Transaction distribution 203610892Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateResp 41552 # Transaction distribution 203711103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 40202 # Packet count per connected master and slave (bytes) 203811103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1184934 # Packet count per connected master and slave (bytes) 203911103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 148 # Packet count per connected master and slave (bytes) 204011103Snilay@cs.wisc.edusystem.membus.pkt_count_system.l2c.mem_side::total 1225284 # Packet count per connected master and slave (bytes) 204111103Snilay@cs.wisc.edusystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124830 # Packet count per connected master and slave (bytes) 204211103Snilay@cs.wisc.edusystem.membus.pkt_count_system.iocache.mem_side::total 124830 # Packet count per connected master and slave (bytes) 204311103Snilay@cs.wisc.edusystem.membus.pkt_count::total 1350114 # Packet count per connected master and slave (bytes) 204411103Snilay@cs.wisc.edusystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 72634 # Cumulative packet size per connected master and slave (bytes) 204511103Snilay@cs.wisc.edusystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31472384 # Cumulative packet size per connected master and slave (bytes) 204611103Snilay@cs.wisc.edusystem.membus.pkt_size_system.l2c.mem_side::total 31545018 # Cumulative packet size per connected master and slave (bytes) 204711103Snilay@cs.wisc.edusystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2658240 # Cumulative packet size per connected master and slave (bytes) 204811103Snilay@cs.wisc.edusystem.membus.pkt_size_system.iocache.mem_side::total 2658240 # Cumulative packet size per connected master and slave (bytes) 204911103Snilay@cs.wisc.edusystem.membus.pkt_size::total 34203258 # Cumulative packet size per connected master and slave (bytes) 205011103Snilay@cs.wisc.edusystem.membus.snoops 10191 # Total snoops (count) 205111103Snilay@cs.wisc.edusystem.membus.snoop_fanout::samples 873294 # Request fanout histogram 205210576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 205310576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 205410576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 205510576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 205611103Snilay@cs.wisc.edusystem.membus.snoop_fanout::1 873294 100.00% 100.00% # Request fanout histogram 205710576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 205810576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 205910576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 206010576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 206111103Snilay@cs.wisc.edusystem.membus.snoop_fanout::total 873294 # Request fanout histogram 206211103Snilay@cs.wisc.edusystem.membus.reqLayer0.occupancy 36159500 # Layer occupancy (ticks) 206310576Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 206411103Snilay@cs.wisc.edusystem.membus.reqLayer1.occupancy 1354680439 # Layer occupancy (ticks) 206510576Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.1 # Layer utilization (%) 206611103Snilay@cs.wisc.edusystem.membus.reqLayer2.occupancy 95500 # Layer occupancy (ticks) 206710576Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 206811103Snilay@cs.wisc.edusystem.membus.respLayer1.occupancy 2187139696 # Layer occupancy (ticks) 206910726Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 0.1 # Layer utilization (%) 207011103Snilay@cs.wisc.edusystem.membus.respLayer2.occupancy 72110882 # Layer occupancy (ticks) 207110576Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 207211103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadReq 7193 # Transaction distribution 207311103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadResp 2235424 # Transaction distribution 207411103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::WriteReq 12908 # Transaction distribution 207511103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::WriteResp 12908 # Transaction distribution 207611103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::Writeback 946207 # Transaction distribution 207711103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::CleanEvict 1643079 # Transaction distribution 207811103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::UpgradeReq 9387 # Transaction distribution 207911103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::SCUpgradeReq 4947 # Transaction distribution 208011103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::UpgradeResp 14334 # Transaction distribution 208111103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadExReq 302784 # Transaction distribution 208211103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadExResp 302784 # Transaction distribution 208311103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadCleanReq 1129148 # Transaction distribution 208411103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::ReadSharedReq 1099173 # Transaction distribution 208511103Snilay@cs.wisc.edusystem.toL2Bus.trans_dist::BadAddressError 74 # Transaction distribution 208610892Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::InvalidateReq 41552 # Transaction distribution 208711103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2591178 # Packet count per connected master and slave (bytes) 208811103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3901537 # Packet count per connected master and slave (bytes) 208911103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 531442 # Packet count per connected master and slave (bytes) 209011103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 279415 # Packet count per connected master and slave (bytes) 209111103Snilay@cs.wisc.edusystem.toL2Bus.pkt_count::total 7303572 # Packet count per connected master and slave (bytes) 209211103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 59378176 # Cumulative packet size per connected master and slave (bytes) 209311103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 131958120 # Cumulative packet size per connected master and slave (bytes) 209411103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 12865536 # Cumulative packet size per connected master and slave (bytes) 209511103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 9234898 # Cumulative packet size per connected master and slave (bytes) 209611103Snilay@cs.wisc.edusystem.toL2Bus.pkt_size::total 213436730 # Cumulative packet size per connected master and slave (bytes) 209711103Snilay@cs.wisc.edusystem.toL2Bus.snoops 458492 # Total snoops (count) 209811103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::samples 5507130 # Request fanout histogram 209911103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::mean 3.077786 # Request fanout histogram 210011103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::stdev 0.267834 # Request fanout histogram 210110576Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 210210576Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 210310576Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 210410576Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 210511103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::3 5078755 92.22% 92.22% # Request fanout histogram 210611103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::4 428375 7.78% 100.00% # Request fanout histogram 210710576Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 210810576Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 210910576Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram 211011103Snilay@cs.wisc.edusystem.toL2Bus.snoop_fanout::total 5507130 # Request fanout histogram 211111103Snilay@cs.wisc.edusystem.toL2Bus.reqLayer0.occupancy 3369225418 # Layer occupancy (ticks) 211210892Sandreas.hansson@arm.comsystem.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) 211311103Snilay@cs.wisc.edusystem.toL2Bus.snoopLayer0.occupancy 243000 # Layer occupancy (ticks) 211410576Sandreas.hansson@arm.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 211511103Snilay@cs.wisc.edusystem.toL2Bus.respLayer0.occupancy 1393343588 # Layer occupancy (ticks) 211611103Snilay@cs.wisc.edusystem.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) 211711103Snilay@cs.wisc.edusystem.toL2Bus.respLayer1.occupancy 1972546779 # Layer occupancy (ticks) 211810726Sandreas.hansson@arm.comsystem.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) 211911103Snilay@cs.wisc.edusystem.toL2Bus.respLayer2.occupancy 301679801 # Layer occupancy (ticks) 212010628Sandreas.hansson@arm.comsystem.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 212111103Snilay@cs.wisc.edusystem.toL2Bus.respLayer3.occupancy 151036436 # Layer occupancy (ticks) 212210576Sandreas.hansson@arm.comsystem.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 212310576Sandreas.hansson@arm.comsystem.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 212410576Sandreas.hansson@arm.comsystem.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 212510576Sandreas.hansson@arm.comsystem.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 212610576Sandreas.hansson@arm.comsystem.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 212710576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 212810576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 212910576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 213010576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 213110576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 213210576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 213310576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 213410576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 213510576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR 213610576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 213710576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 213810576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 213910576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 214010576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 214110576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR 214210576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 214310576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 214410576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 214510576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 214610576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 214710576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 214810576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 214910576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 215010576Sandreas.hansson@arm.comsystem.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 215110576Sandreas.hansson@arm.comsystem.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 215210576Sandreas.hansson@arm.comsystem.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 215310576Sandreas.hansson@arm.comsystem.tsunami.ethernet.droppedPackets 0 # number of packets dropped 21548464SN/Asystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 215511103Snilay@cs.wisc.edusystem.cpu0.kern.inst.quiesce 6502 # number of quiesce instructions executed 215611103Snilay@cs.wisc.edusystem.cpu0.kern.inst.hwrei 187776 # number of hwrei instructions executed 215711103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_count::0 66469 40.53% 40.53% # number of times we switched to this ipl 215811103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_count::21 131 0.08% 40.61% # number of times we switched to this ipl 215911103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_count::22 1926 1.17% 41.79% # number of times we switched to this ipl 216011103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_count::30 149 0.09% 41.88% # number of times we switched to this ipl 216111103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_count::31 95308 58.12% 100.00% # number of times we switched to this ipl 216211103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_count::total 163983 # number of times we switched to this ipl 216311103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_good::0 65388 49.23% 49.23% # number of times we switched to this ipl from a different ipl 216411103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_good::21 131 0.10% 49.32% # number of times we switched to this ipl from a different ipl 216511103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_good::22 1926 1.45% 50.77% # number of times we switched to this ipl from a different ipl 216611103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_good::30 149 0.11% 50.89% # number of times we switched to this ipl from a different ipl 216711103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_good::31 65239 49.11% 100.00% # number of times we switched to this ipl from a different ipl 216811103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_good::total 132833 # number of times we switched to this ipl from a different ipl 216911103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_ticks::0 1864137851500 97.75% 97.75% # number of cycles we spent at this ipl 217011103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_ticks::21 61127000 0.00% 97.76% # number of cycles we spent at this ipl 217111103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_ticks::22 545976000 0.03% 97.79% # number of cycles we spent at this ipl 217211103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_ticks::30 68164000 0.00% 97.79% # number of cycles we spent at this ipl 217311103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_ticks::31 42142829000 2.21% 100.00% # number of cycles we spent at this ipl 217411103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_ticks::total 1906955947500 # number of cycles we spent at this ipl 217511103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_used::0 0.983737 # fraction of swpipl calls that actually changed the ipl 21768464SN/Asystem.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 21778464SN/Asystem.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 21788464SN/Asystem.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 217911103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_used::31 0.684507 # fraction of swpipl calls that actually changed the ipl 218011103Snilay@cs.wisc.edusystem.cpu0.kern.ipl_used::total 0.810041 # fraction of swpipl calls that actually changed the ipl 218110892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::2 8 3.56% 3.56% # number of syscalls executed 218210892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::3 19 8.44% 12.00% # number of syscalls executed 218310892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::4 4 1.78% 13.78% # number of syscalls executed 218410892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::6 33 14.67% 28.44% # number of syscalls executed 218510892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::12 1 0.44% 28.89% # number of syscalls executed 218610892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::17 9 4.00% 32.89% # number of syscalls executed 218710892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::19 10 4.44% 37.33% # number of syscalls executed 218810892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::20 6 2.67% 40.00% # number of syscalls executed 218910892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::23 1 0.44% 40.44% # number of syscalls executed 219010892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::24 3 1.33% 41.78% # number of syscalls executed 219110892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::33 7 3.11% 44.89% # number of syscalls executed 219210892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::41 2 0.89% 45.78% # number of syscalls executed 219310892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::45 36 16.00% 61.78% # number of syscalls executed 219410892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::47 3 1.33% 63.11% # number of syscalls executed 219510892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::48 10 4.44% 67.56% # number of syscalls executed 219610892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::54 10 4.44% 72.00% # number of syscalls executed 219710892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::58 1 0.44% 72.44% # number of syscalls executed 219810892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::59 6 2.67% 75.11% # number of syscalls executed 219910892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::71 25 11.11% 86.22% # number of syscalls executed 220010892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::73 3 1.33% 87.56% # number of syscalls executed 220110892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::74 6 2.67% 90.22% # number of syscalls executed 220210892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::87 1 0.44% 90.67% # number of syscalls executed 220310892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::90 3 1.33% 92.00% # number of syscalls executed 220410892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::92 9 4.00% 96.00% # number of syscalls executed 220510892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::97 2 0.89% 96.89% # number of syscalls executed 220610892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::98 2 0.89% 97.78% # number of syscalls executed 220710892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::132 1 0.44% 98.22% # number of syscalls executed 220810892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::144 2 0.89% 99.11% # number of syscalls executed 220910892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::147 2 0.89% 100.00% # number of syscalls executed 221010892Sandreas.hansson@arm.comsystem.cpu0.kern.syscall::total 225 # number of syscalls executed 22118464SN/Asystem.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 221211103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::wripir 249 0.14% 0.14% # number of callpals executed 221311103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::wrmces 1 0.00% 0.15% # number of callpals executed 221411103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::wrfen 1 0.00% 0.15% # number of callpals executed 221511103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::wrvptptr 1 0.00% 0.15% # number of callpals executed 221611103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::swpctx 3603 2.09% 2.23% # number of callpals executed 221711103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::tbi 50 0.03% 2.26% # number of callpals executed 221811103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::wrent 7 0.00% 2.27% # number of callpals executed 221911103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::swpipl 157157 91.07% 93.34% # number of callpals executed 222011103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::rdps 6335 3.67% 97.01% # number of callpals executed 222111103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::wrkgp 1 0.00% 97.01% # number of callpals executed 222211103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::wrusp 3 0.00% 97.02% # number of callpals executed 222311103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::rdusp 9 0.01% 97.02% # number of callpals executed 222411103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::whami 2 0.00% 97.02% # number of callpals executed 222511103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::rti 4619 2.68% 99.70% # number of callpals executed 222611103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::callsys 382 0.22% 99.92% # number of callpals executed 222711103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::imb 138 0.08% 100.00% # number of callpals executed 222811103Snilay@cs.wisc.edusystem.cpu0.kern.callpal::total 172559 # number of callpals executed 222911103Snilay@cs.wisc.edusystem.cpu0.kern.mode_switch::kernel 7164 # number of protection mode switches 223011103Snilay@cs.wisc.edusystem.cpu0.kern.mode_switch::user 1343 # number of protection mode switches 22318464SN/Asystem.cpu0.kern.mode_switch::idle 0 # number of protection mode switches 223211103Snilay@cs.wisc.edusystem.cpu0.kern.mode_good::kernel 1342 223311103Snilay@cs.wisc.edusystem.cpu0.kern.mode_good::user 1343 22348464SN/Asystem.cpu0.kern.mode_good::idle 0 223511103Snilay@cs.wisc.edusystem.cpu0.kern.mode_switch_good::kernel 0.187326 # fraction of useful protection mode switches 22368464SN/Asystem.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 22378983Snate@binkert.orgsystem.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches 223811103Snilay@cs.wisc.edusystem.cpu0.kern.mode_switch_good::total 0.315622 # fraction of useful protection mode switches 223911103Snilay@cs.wisc.edusystem.cpu0.kern.mode_ticks::kernel 1904989354500 99.90% 99.90% # number of ticks spent at the given mode 224011103Snilay@cs.wisc.edusystem.cpu0.kern.mode_ticks::user 1966585000 0.10% 100.00% # number of ticks spent at the given mode 22418464SN/Asystem.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode 224211103Snilay@cs.wisc.edusystem.cpu0.kern.swap_context 3604 # number of times the context was actually changed 22438464SN/Asystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 224411103Snilay@cs.wisc.edusystem.cpu1.kern.inst.quiesce 2444 # number of quiesce instructions executed 224511103Snilay@cs.wisc.edusystem.cpu1.kern.inst.hwrei 51472 # number of hwrei instructions executed 224611103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_count::0 15731 36.02% 36.02% # number of times we switched to this ipl 224711103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_count::22 1925 4.41% 40.43% # number of times we switched to this ipl 224811103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_count::30 249 0.57% 41.00% # number of times we switched to this ipl 224911103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_count::31 25763 59.00% 100.00% # number of times we switched to this ipl 225011103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_count::total 43668 # number of times we switched to this ipl 225111103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_good::0 15435 47.07% 47.07% # number of times we switched to this ipl from a different ipl 225211103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_good::22 1925 5.87% 52.93% # number of times we switched to this ipl from a different ipl 225311103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_good::30 249 0.76% 53.69% # number of times we switched to this ipl from a different ipl 225411103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_good::31 15186 46.31% 100.00% # number of times we switched to this ipl from a different ipl 225511103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_good::total 32795 # number of times we switched to this ipl from a different ipl 225611103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_ticks::0 1874760769500 98.33% 98.33% # number of cycles we spent at this ipl 225711103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_ticks::22 538410500 0.03% 98.36% # number of cycles we spent at this ipl 225811103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_ticks::30 114320500 0.01% 98.36% # number of cycles we spent at this ipl 225911103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_ticks::31 31218212000 1.64% 100.00% # number of cycles we spent at this ipl 226011103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_ticks::total 1906631712500 # number of cycles we spent at this ipl 226111103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_used::0 0.981184 # fraction of swpipl calls that actually changed the ipl 22628464SN/Asystem.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 22638464SN/Asystem.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 226411103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_used::31 0.589450 # fraction of swpipl calls that actually changed the ipl 226511103Snilay@cs.wisc.edusystem.cpu1.kern.ipl_used::total 0.751008 # fraction of swpipl calls that actually changed the ipl 226610892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::3 11 10.89% 10.89% # number of syscalls executed 226710892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::6 9 8.91% 19.80% # number of syscalls executed 226810892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::15 1 0.99% 20.79% # number of syscalls executed 226910892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::17 6 5.94% 26.73% # number of syscalls executed 227010892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::23 3 2.97% 29.70% # number of syscalls executed 227110892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::24 3 2.97% 32.67% # number of syscalls executed 227210892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::33 4 3.96% 36.63% # number of syscalls executed 227310892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::45 18 17.82% 54.46% # number of syscalls executed 227410892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::47 3 2.97% 57.43% # number of syscalls executed 227510892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::59 1 0.99% 58.42% # number of syscalls executed 227610892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::71 29 28.71% 87.13% # number of syscalls executed 227710892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::74 10 9.90% 97.03% # number of syscalls executed 227810892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::132 3 2.97% 100.00% # number of syscalls executed 227910892Sandreas.hansson@arm.comsystem.cpu1.kern.syscall::total 101 # number of syscalls executed 22808464SN/Asystem.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 228111103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::wripir 149 0.33% 0.33% # number of callpals executed 228211103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::wrmces 1 0.00% 0.33% # number of callpals executed 228311103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::wrfen 1 0.00% 0.34% # number of callpals executed 228411103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::swpctx 911 2.02% 2.35% # number of callpals executed 228511103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::tbi 3 0.01% 2.36% # number of callpals executed 228611103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::wrent 7 0.02% 2.38% # number of callpals executed 228711103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::swpipl 38628 85.51% 87.88% # number of callpals executed 228811103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::rdps 2426 5.37% 93.25% # number of callpals executed 228911103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::wrkgp 1 0.00% 93.25% # number of callpals executed 229011103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::wrusp 4 0.01% 93.26% # number of callpals executed 229111103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::whami 3 0.01% 93.27% # number of callpals executed 229211103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::rti 2865 6.34% 99.61% # number of callpals executed 229311103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::callsys 133 0.29% 99.90% # number of callpals executed 229411103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::imb 42 0.09% 100.00% # number of callpals executed 22958464SN/Asystem.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed 229611103Snilay@cs.wisc.edusystem.cpu1.kern.callpal::total 45176 # number of callpals executed 229711103Snilay@cs.wisc.edusystem.cpu1.kern.mode_switch::kernel 1151 # number of protection mode switches 229810892Sandreas.hansson@arm.comsystem.cpu1.kern.mode_switch::user 395 # number of protection mode switches 229911103Snilay@cs.wisc.edusystem.cpu1.kern.mode_switch::idle 2341 # number of protection mode switches 230011103Snilay@cs.wisc.edusystem.cpu1.kern.mode_good::kernel 568 230110892Sandreas.hansson@arm.comsystem.cpu1.kern.mode_good::user 395 230211103Snilay@cs.wisc.edusystem.cpu1.kern.mode_good::idle 173 230311103Snilay@cs.wisc.edusystem.cpu1.kern.mode_switch_good::kernel 0.493484 # fraction of useful protection mode switches 23048464SN/Asystem.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 230511103Snilay@cs.wisc.edusystem.cpu1.kern.mode_switch_good::idle 0.073900 # fraction of useful protection mode switches 230611103Snilay@cs.wisc.edusystem.cpu1.kern.mode_switch_good::total 0.292256 # fraction of useful protection mode switches 230711103Snilay@cs.wisc.edusystem.cpu1.kern.mode_ticks::kernel 3648998000 0.19% 0.19% # number of ticks spent at the given mode 230811103Snilay@cs.wisc.edusystem.cpu1.kern.mode_ticks::user 689386500 0.04% 0.23% # number of ticks spent at the given mode 230911103Snilay@cs.wisc.edusystem.cpu1.kern.mode_ticks::idle 1901995153000 99.77% 100.00% # number of ticks spent at the given mode 231011103Snilay@cs.wisc.edusystem.cpu1.kern.swap_context 912 # number of times the context was actually changed 23115703SN/A 23125703SN/A---------- End Simulation Statistics ---------- 2313