Controller.py revision 10524
17019SBrad.Beckmann@amd.com# Copyright (c) 2009 Advanced Micro Devices, Inc. 27019SBrad.Beckmann@amd.com# All rights reserved. 37019SBrad.Beckmann@amd.com# 47019SBrad.Beckmann@amd.com# Redistribution and use in source and binary forms, with or without 57019SBrad.Beckmann@amd.com# modification, are permitted provided that the following conditions are 67019SBrad.Beckmann@amd.com# met: redistributions of source code must retain the above copyright 77019SBrad.Beckmann@amd.com# notice, this list of conditions and the following disclaimer; 87019SBrad.Beckmann@amd.com# redistributions in binary form must reproduce the above copyright 97019SBrad.Beckmann@amd.com# notice, this list of conditions and the following disclaimer in the 107019SBrad.Beckmann@amd.com# documentation and/or other materials provided with the distribution; 117019SBrad.Beckmann@amd.com# neither the name of the copyright holders nor the names of its 127019SBrad.Beckmann@amd.com# contributors may be used to endorse or promote products derived from 137019SBrad.Beckmann@amd.com# this software without specific prior written permission. 147019SBrad.Beckmann@amd.com# 157019SBrad.Beckmann@amd.com# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 167019SBrad.Beckmann@amd.com# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 177019SBrad.Beckmann@amd.com# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 187019SBrad.Beckmann@amd.com# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 197019SBrad.Beckmann@amd.com# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 207019SBrad.Beckmann@amd.com# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 217019SBrad.Beckmann@amd.com# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 227019SBrad.Beckmann@amd.com# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 237019SBrad.Beckmann@amd.com# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 247019SBrad.Beckmann@amd.com# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 257019SBrad.Beckmann@amd.com# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 267019SBrad.Beckmann@amd.com# 277019SBrad.Beckmann@amd.com# Authors: Steve Reinhardt 287019SBrad.Beckmann@amd.com# Brad Beckmann 297019SBrad.Beckmann@amd.com 306876Ssteve.reinhardt@amd.comfrom m5.params import * 3110524Snilay@cs.wisc.edufrom m5.proxy import * 3210524Snilay@cs.wisc.edufrom MemObject import MemObject 336876Ssteve.reinhardt@amd.com 3410524Snilay@cs.wisc.educlass RubyController(MemObject): 356876Ssteve.reinhardt@amd.com type = 'RubyController' 366876Ssteve.reinhardt@amd.com cxx_class = 'AbstractController' 379338SAndreas.Sandberg@arm.com cxx_header = "mem/ruby/slicc_interface/AbstractController.hh" 386876Ssteve.reinhardt@amd.com abstract = True 396876Ssteve.reinhardt@amd.com version = Param.Int("") 4010005Snilay@cs.wisc.edu cluster_id = Param.UInt32(0, "Id of this controller's cluster") 4110005Snilay@cs.wisc.edu 426876Ssteve.reinhardt@amd.com transitions_per_cycle = \ 436876Ssteve.reinhardt@amd.com Param.Int(32, "no. of SLICC state machine transitions per cycle") 4410096Snilay@cs.wisc.edu buffer_size = Param.UInt32(0, "max buffer size 0 means infinite") 4510096Snilay@cs.wisc.edu 469499Snilay@cs.wisc.edu recycle_latency = Param.Cycles(10, "") 476876Ssteve.reinhardt@amd.com number_of_TBEs = Param.Int(256, "") 489595Snilay@cs.wisc.edu ruby_system = Param.RubySystem("") 499595Snilay@cs.wisc.edu 5010524Snilay@cs.wisc.edu memory = MasterPort("Port for attaching a memory controller") 5110524Snilay@cs.wisc.edu system = Param.System(Parent.any, "system object parameter") 52