112968Sgiacomo.travaglini@arm.com/*
212968Sgiacomo.travaglini@arm.com * Copyright (c) 2018 ARM Limited
312968Sgiacomo.travaglini@arm.com * All rights reserved
412968Sgiacomo.travaglini@arm.com *
512968Sgiacomo.travaglini@arm.com * The license below extends only to copyright in the software and shall
612968Sgiacomo.travaglini@arm.com * not be construed as granting a license to any other intellectual
712968Sgiacomo.travaglini@arm.com * property including but not limited to intellectual property relating
812968Sgiacomo.travaglini@arm.com * to a hardware implementation of the functionality of the software
912968Sgiacomo.travaglini@arm.com * licensed hereunder.  You may use the software subject to the license
1012968Sgiacomo.travaglini@arm.com * terms below provided that you ensure that this notice is replicated
1112968Sgiacomo.travaglini@arm.com * unmodified and in its entirety in all distributions of the software,
1212968Sgiacomo.travaglini@arm.com * modified or unmodified, in source code or in binary form.
1312968Sgiacomo.travaglini@arm.com *
1412968Sgiacomo.travaglini@arm.com * Redistribution and use in source and binary forms, with or without
1512968Sgiacomo.travaglini@arm.com * modification, are permitted provided that the following conditions are
1612968Sgiacomo.travaglini@arm.com * met: redistributions of source code must retain the above copyright
1712968Sgiacomo.travaglini@arm.com * notice, this list of conditions and the following disclaimer;
1812968Sgiacomo.travaglini@arm.com * redistributions in binary form must reproduce the above copyright
1912968Sgiacomo.travaglini@arm.com * notice, this list of conditions and the following disclaimer in the
2012968Sgiacomo.travaglini@arm.com * documentation and/or other materials provided with the distribution;
2112968Sgiacomo.travaglini@arm.com * neither the name of the copyright holders nor the names of its
2212968Sgiacomo.travaglini@arm.com * contributors may be used to endorse or promote products derived from
2312968Sgiacomo.travaglini@arm.com * this software without specific prior written permission.
2412968Sgiacomo.travaglini@arm.com *
2512968Sgiacomo.travaglini@arm.com * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
2612968Sgiacomo.travaglini@arm.com * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
2712968Sgiacomo.travaglini@arm.com * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
2812968Sgiacomo.travaglini@arm.com * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
2912968Sgiacomo.travaglini@arm.com * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
3012968Sgiacomo.travaglini@arm.com * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
3112968Sgiacomo.travaglini@arm.com * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
3212968Sgiacomo.travaglini@arm.com * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
3312968Sgiacomo.travaglini@arm.com * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
3412968Sgiacomo.travaglini@arm.com * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
3512968Sgiacomo.travaglini@arm.com * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
3612968Sgiacomo.travaglini@arm.com *
3712968Sgiacomo.travaglini@arm.com * Authors: Matteo Andreozzi
3812968Sgiacomo.travaglini@arm.com */
3912968Sgiacomo.travaglini@arm.com
4012968Sgiacomo.travaglini@arm.com#ifndef __MEM_QOS_TURNAROUND_POLICY_IDEAL_HH_
4112968Sgiacomo.travaglini@arm.com#define __MEM_QOS_TURNAROUND_POLICY_IDEAL_HH_
4212968Sgiacomo.travaglini@arm.com
4312968Sgiacomo.travaglini@arm.com#include "mem/qos/turnaround_policy.hh"
4412968Sgiacomo.travaglini@arm.com
4512968Sgiacomo.travaglini@arm.comnamespace QoS {
4612968Sgiacomo.travaglini@arm.com
4712968Sgiacomo.travaglini@arm.com/**
4812968Sgiacomo.travaglini@arm.com * Ideal QoS Bus Turnaround policy
4912968Sgiacomo.travaglini@arm.com *
5012968Sgiacomo.travaglini@arm.com * Selects bus state based purely on highest QoS priority
5112968Sgiacomo.travaglini@arm.com * queue with at least one packet. Tie breaks across read
5212968Sgiacomo.travaglini@arm.com * and write queues are resolved by selecting current bus
5312968Sgiacomo.travaglini@arm.com * state.
5412968Sgiacomo.travaglini@arm.com */
5512968Sgiacomo.travaglini@arm.comclass TurnaroundPolicyIdeal: public TurnaroundPolicy
5612968Sgiacomo.travaglini@arm.com{
5712968Sgiacomo.travaglini@arm.com  public:
5812968Sgiacomo.travaglini@arm.com    TurnaroundPolicyIdeal(const Params*);
5912968Sgiacomo.travaglini@arm.com
6012968Sgiacomo.travaglini@arm.com    virtual ~TurnaroundPolicyIdeal();
6112968Sgiacomo.travaglini@arm.com
6212968Sgiacomo.travaglini@arm.com    /**
6312968Sgiacomo.travaglini@arm.com     * Bus Selection function.
6412968Sgiacomo.travaglini@arm.com     *
6512968Sgiacomo.travaglini@arm.com     * @return selected bus state
6612968Sgiacomo.travaglini@arm.com     */
6712968Sgiacomo.travaglini@arm.com    virtual MemCtrl::BusState selectBusState() override;
6812968Sgiacomo.travaglini@arm.com};
6912968Sgiacomo.travaglini@arm.com
7012968Sgiacomo.travaglini@arm.com} // namespace QoS
7112968Sgiacomo.travaglini@arm.com
7212968Sgiacomo.travaglini@arm.com#endif /* __MEM_QOS_TURNAROUND_POLICY_IDEAL_HH_ */
73