access.h revision 2665
15952Ssaidi@eecs.umich.edu/*
25952Ssaidi@eecs.umich.edu * Copyright (c) 2002-2005 The Regents of The University of Michigan
35952Ssaidi@eecs.umich.edu * All rights reserved.
45952Ssaidi@eecs.umich.edu *
55952Ssaidi@eecs.umich.edu * Redistribution and use in source and binary forms, with or without
65952Ssaidi@eecs.umich.edu * modification, are permitted provided that the following conditions are
75952Ssaidi@eecs.umich.edu * met: redistributions of source code must retain the above copyright
85952Ssaidi@eecs.umich.edu * notice, this list of conditions and the following disclaimer;
95952Ssaidi@eecs.umich.edu * redistributions in binary form must reproduce the above copyright
105952Ssaidi@eecs.umich.edu * notice, this list of conditions and the following disclaimer in the
115952Ssaidi@eecs.umich.edu * documentation and/or other materials provided with the distribution;
125952Ssaidi@eecs.umich.edu * neither the name of the copyright holders nor the names of its
135952Ssaidi@eecs.umich.edu * contributors may be used to endorse or promote products derived from
145952Ssaidi@eecs.umich.edu * this software without specific prior written permission.
155952Ssaidi@eecs.umich.edu *
165952Ssaidi@eecs.umich.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
175952Ssaidi@eecs.umich.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
185952Ssaidi@eecs.umich.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
195952Ssaidi@eecs.umich.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
205952Ssaidi@eecs.umich.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
215952Ssaidi@eecs.umich.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
225952Ssaidi@eecs.umich.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
235952Ssaidi@eecs.umich.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
245952Ssaidi@eecs.umich.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
255952Ssaidi@eecs.umich.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
265952Ssaidi@eecs.umich.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
275952Ssaidi@eecs.umich.edu *
285952Ssaidi@eecs.umich.edu * Authors: Nathan Binkert
295952Ssaidi@eecs.umich.edu */
305952Ssaidi@eecs.umich.edu
315952Ssaidi@eecs.umich.edu#ifndef __ALPHA_ACCESS_H__
325952Ssaidi@eecs.umich.edu#define __ALPHA_ACCESS_H__
335952Ssaidi@eecs.umich.edu
345952Ssaidi@eecs.umich.edu/** @file
355952Ssaidi@eecs.umich.edu * System Console Memory Mapped Register Definition
365952Ssaidi@eecs.umich.edu */
375952Ssaidi@eecs.umich.edu
385952Ssaidi@eecs.umich.edu#define ALPHA_ACCESS_VERSION (1305)
395952Ssaidi@eecs.umich.edu
405952Ssaidi@eecs.umich.edu#ifdef CONSOLE
415952Ssaidi@eecs.umich.edutypedef unsigned uint32_t;
425952Ssaidi@eecs.umich.edutypedef unsigned long uint64_t;
435952Ssaidi@eecs.umich.edu#endif
445952Ssaidi@eecs.umich.edu
455952Ssaidi@eecs.umich.edu// This structure hacked up from simos
465952Ssaidi@eecs.umich.edustruct AlphaAccess
475952Ssaidi@eecs.umich.edu{
485952Ssaidi@eecs.umich.edu    uint32_t	last_offset;		// 00: must be first field
495952Ssaidi@eecs.umich.edu    uint32_t	version;		// 04:
505952Ssaidi@eecs.umich.edu    uint32_t	numCPUs;		// 08:
515952Ssaidi@eecs.umich.edu    uint32_t	intrClockFrequency;	// 0C: Hz
525952Ssaidi@eecs.umich.edu    uint64_t	cpuClock;		// 10: MHz
535952Ssaidi@eecs.umich.edu    uint64_t	mem_size;		// 18:
545952Ssaidi@eecs.umich.edu
555952Ssaidi@eecs.umich.edu    // Loaded kernel
565952Ssaidi@eecs.umich.edu    uint64_t	kernStart;		// 20:
575952Ssaidi@eecs.umich.edu    uint64_t	kernEnd;		// 28:
585952Ssaidi@eecs.umich.edu    uint64_t	entryPoint;		// 30:
595952Ssaidi@eecs.umich.edu
605952Ssaidi@eecs.umich.edu    // console disk stuff
615952Ssaidi@eecs.umich.edu    uint64_t	diskUnit;		// 38:
625952Ssaidi@eecs.umich.edu    uint64_t	diskCount;		// 40:
635952Ssaidi@eecs.umich.edu    uint64_t	diskPAddr;		// 48:
645952Ssaidi@eecs.umich.edu    uint64_t	diskBlock;		// 50:
655952Ssaidi@eecs.umich.edu    uint64_t	diskOperation;		// 58:
665952Ssaidi@eecs.umich.edu
675952Ssaidi@eecs.umich.edu    // console simple output stuff
685952Ssaidi@eecs.umich.edu    uint64_t	outputChar;		// 60: Placeholder for output
695952Ssaidi@eecs.umich.edu    uint64_t	inputChar;		// 68: Placeholder for input
705952Ssaidi@eecs.umich.edu
715952Ssaidi@eecs.umich.edu    // MP boot
725952Ssaidi@eecs.umich.edu    uint64_t	cpuStack[64];	        // 70:
735952Ssaidi@eecs.umich.edu};
745952Ssaidi@eecs.umich.edu
755952Ssaidi@eecs.umich.edu#endif // __ALPHA_ACCESS_H__
765952Ssaidi@eecs.umich.edu