O3CPU.py revision 10327:5b6279635c49 
1# Copyright (c) 2005-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright
9# notice, this list of conditions and the following disclaimer in the
10# documentation and/or other materials provided with the distribution;
11# neither the name of the copyright holders nor the names of its
12# contributors may be used to endorse or promote products derived from
13# this software without specific prior written permission.
14#
15# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26#
27# Authors: Kevin Lim
28
29from m5.defines import buildEnv
30from m5.params import *
31from m5.proxy import *
32from BaseCPU import BaseCPU
33from FUPool import *
34from O3Checker import O3Checker
35from BranchPredictor import BranchPredictor
36
37class DerivO3CPU(BaseCPU):
38    type = 'DerivO3CPU'
39    cxx_header = 'cpu/o3/deriv.hh'
40
41    @classmethod
42    def memory_mode(cls):
43        return 'timing'
44
45    @classmethod
46    def require_caches(cls):
47        return True
48
49    @classmethod
50    def support_take_over(cls):
51        return True
52
53    activity = Param.Unsigned(0, "Initial count")
54
55    cachePorts = Param.Unsigned(200, "Cache Ports")
56
57    decodeToFetchDelay = Param.Cycles(1, "Decode to fetch delay")
58    renameToFetchDelay = Param.Cycles(1 ,"Rename to fetch delay")
59    iewToFetchDelay = Param.Cycles(1, "Issue/Execute/Writeback to fetch "
60                                   "delay")
61    commitToFetchDelay = Param.Cycles(1, "Commit to fetch delay")
62    fetchWidth = Param.Unsigned(8, "Fetch width")
63    fetchBufferSize = Param.Unsigned(64, "Fetch buffer size in bytes")
64
65    renameToDecodeDelay = Param.Cycles(1, "Rename to decode delay")
66    iewToDecodeDelay = Param.Cycles(1, "Issue/Execute/Writeback to decode "
67                                    "delay")
68    commitToDecodeDelay = Param.Cycles(1, "Commit to decode delay")
69    fetchToDecodeDelay = Param.Cycles(1, "Fetch to decode delay")
70    decodeWidth = Param.Unsigned(8, "Decode width")
71
72    iewToRenameDelay = Param.Cycles(1, "Issue/Execute/Writeback to rename "
73                                    "delay")
74    commitToRenameDelay = Param.Cycles(1, "Commit to rename delay")
75    decodeToRenameDelay = Param.Cycles(1, "Decode to rename delay")
76    renameWidth = Param.Unsigned(8, "Rename width")
77
78    commitToIEWDelay = Param.Cycles(1, "Commit to "
79               "Issue/Execute/Writeback delay")
80    renameToIEWDelay = Param.Cycles(2, "Rename to "
81               "Issue/Execute/Writeback delay")
82    issueToExecuteDelay = Param.Cycles(1, "Issue to execute delay (internal "
83              "to the IEW stage)")
84    dispatchWidth = Param.Unsigned(8, "Dispatch width")
85    issueWidth = Param.Unsigned(8, "Issue width")
86    wbWidth = Param.Unsigned(8, "Writeback width")
87    fuPool = Param.FUPool(DefaultFUPool(), "Functional Unit pool")
88
89    iewToCommitDelay = Param.Cycles(1, "Issue/Execute/Writeback to commit "
90               "delay")
91    renameToROBDelay = Param.Cycles(1, "Rename to reorder buffer delay")
92    commitWidth = Param.Unsigned(8, "Commit width")
93    squashWidth = Param.Unsigned(8, "Squash width")
94    trapLatency = Param.Cycles(13, "Trap latency")
95    fetchTrapLatency = Param.Cycles(1, "Fetch trap latency")
96
97    backComSize = Param.Unsigned(5, "Time buffer size for backwards communication")
98    forwardComSize = Param.Unsigned(5, "Time buffer size for forward communication")
99
100    LQEntries = Param.Unsigned(32, "Number of load queue entries")
101    SQEntries = Param.Unsigned(32, "Number of store queue entries")
102    LSQDepCheckShift = Param.Unsigned(4, "Number of places to shift addr before check")
103    LSQCheckLoads = Param.Bool(True,
104        "Should dependency violations be checked for loads & stores or just stores")
105    store_set_clear_period = Param.Unsigned(250000,
106            "Number of load/store insts before the dep predictor should be invalidated")
107    LFSTSize = Param.Unsigned(1024, "Last fetched store table size")
108    SSITSize = Param.Unsigned(1024, "Store set ID table size")
109
110    numRobs = Param.Unsigned(1, "Number of Reorder Buffers");
111
112    numPhysIntRegs = Param.Unsigned(256, "Number of physical integer registers")
113    numPhysFloatRegs = Param.Unsigned(256, "Number of physical floating point "
114                                      "registers")
115    # most ISAs don't use condition-code regs, so default is 0
116    _defaultNumPhysCCRegs = 0
117    if buildEnv['TARGET_ISA'] == 'x86':
118        # For x86, each CC reg is used to hold only a subset of the
119        # flags, so we need 4-5 times the number of CC regs as
120        # physical integer regs to be sure we don't run out.  In
121        # typical real machines, CC regs are not explicitly renamed
122        # (it's a side effect of int reg renaming), so they should
123        # never be the bottleneck here.
124        _defaultNumPhysCCRegs = Self.numPhysIntRegs * 5
125    numPhysCCRegs = Param.Unsigned(_defaultNumPhysCCRegs,
126                                   "Number of physical cc registers")
127    numIQEntries = Param.Unsigned(64, "Number of instruction queue entries")
128    numROBEntries = Param.Unsigned(192, "Number of reorder buffer entries")
129
130    smtNumFetchingThreads = Param.Unsigned(1, "SMT Number of Fetching Threads")
131    smtFetchPolicy = Param.String('SingleThread', "SMT Fetch policy")
132    smtLSQPolicy    = Param.String('Partitioned', "SMT LSQ Sharing Policy")
133    smtLSQThreshold = Param.Int(100, "SMT LSQ Threshold Sharing Parameter")
134    smtIQPolicy    = Param.String('Partitioned', "SMT IQ Sharing Policy")
135    smtIQThreshold = Param.Int(100, "SMT IQ Threshold Sharing Parameter")
136    smtROBPolicy   = Param.String('Partitioned', "SMT ROB Sharing Policy")
137    smtROBThreshold = Param.Int(100, "SMT ROB Threshold Sharing Parameter")
138    smtCommitPolicy = Param.String('RoundRobin', "SMT Commit Policy")
139
140    branchPred = Param.BranchPredictor(BranchPredictor(numThreads =
141                                                       Parent.numThreads),
142                                       "Branch Predictor")
143    needsTSO = Param.Bool(buildEnv['TARGET_ISA'] == 'x86',
144                          "Enable TSO Memory model")
145
146    def addCheckerCpu(self):
147        if buildEnv['TARGET_ISA'] in ['arm']:
148            from ArmTLB import ArmTLB
149
150            self.checker = O3Checker(workload=self.workload,
151                                     exitOnError=False,
152                                     updateOnError=True,
153                                     warnOnlyOnLoadError=True)
154            self.checker.itb = ArmTLB(size = self.itb.size)
155            self.checker.dtb = ArmTLB(size = self.dtb.size)
156            self.checker.cpu_id = self.cpu_id
157
158        else:
159            print "ERROR: Checker only supported under ARM ISA!"
160            exit(1)
161