O3CPU.py revision 12109
112109SRekai.GonzalezAlberquilla@arm.com# Copyright (c) 2016 ARM Limited 212109SRekai.GonzalezAlberquilla@arm.com# All rights reserved. 312109SRekai.GonzalezAlberquilla@arm.com# 412109SRekai.GonzalezAlberquilla@arm.com# The license below extends only to copyright in the software and shall 512109SRekai.GonzalezAlberquilla@arm.com# not be construed as granting a license to any other intellectual 612109SRekai.GonzalezAlberquilla@arm.com# property including but not limited to intellectual property relating 712109SRekai.GonzalezAlberquilla@arm.com# to a hardware implementation of the functionality of the software 812109SRekai.GonzalezAlberquilla@arm.com# licensed hereunder. You may use the software subject to the license 912109SRekai.GonzalezAlberquilla@arm.com# terms below provided that you ensure that this notice is replicated 1012109SRekai.GonzalezAlberquilla@arm.com# unmodified and in its entirety in all distributions of the software, 1112109SRekai.GonzalezAlberquilla@arm.com# modified or unmodified, in source code or in binary form. 1212109SRekai.GonzalezAlberquilla@arm.com# 134486Sbinkertn@umich.edu# Copyright (c) 2005-2007 The Regents of The University of Michigan 144486Sbinkertn@umich.edu# All rights reserved. 154486Sbinkertn@umich.edu# 164486Sbinkertn@umich.edu# Redistribution and use in source and binary forms, with or without 174486Sbinkertn@umich.edu# modification, are permitted provided that the following conditions are 184486Sbinkertn@umich.edu# met: redistributions of source code must retain the above copyright 194486Sbinkertn@umich.edu# notice, this list of conditions and the following disclaimer; 204486Sbinkertn@umich.edu# redistributions in binary form must reproduce the above copyright 214486Sbinkertn@umich.edu# notice, this list of conditions and the following disclaimer in the 224486Sbinkertn@umich.edu# documentation and/or other materials provided with the distribution; 234486Sbinkertn@umich.edu# neither the name of the copyright holders nor the names of its 244486Sbinkertn@umich.edu# contributors may be used to endorse or promote products derived from 254486Sbinkertn@umich.edu# this software without specific prior written permission. 264486Sbinkertn@umich.edu# 274486Sbinkertn@umich.edu# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 284486Sbinkertn@umich.edu# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 294486Sbinkertn@umich.edu# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 304486Sbinkertn@umich.edu# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 314486Sbinkertn@umich.edu# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 324486Sbinkertn@umich.edu# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 334486Sbinkertn@umich.edu# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 344486Sbinkertn@umich.edu# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 354486Sbinkertn@umich.edu# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 364486Sbinkertn@umich.edu# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 374486Sbinkertn@umich.edu# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 384486Sbinkertn@umich.edu# 394486Sbinkertn@umich.edu# Authors: Kevin Lim 404486Sbinkertn@umich.edu 416654Snate@binkert.orgfrom m5.defines import buildEnv 423102SN/Afrom m5.params import * 433102SN/Afrom m5.proxy import * 441681SN/Afrom BaseCPU import BaseCPU 453223SN/Afrom FUPool import * 468887Sgeoffrey.blake@arm.comfrom O3Checker import O3Checker 4710785Sgope@wisc.edufrom BranchPredictor import * 484486Sbinkertn@umich.edu 492817SN/Aclass DerivO3CPU(BaseCPU): 502817SN/A type = 'DerivO3CPU' 519341SAndreas.Sandberg@arm.com cxx_header = 'cpu/o3/deriv.hh' 529341SAndreas.Sandberg@arm.com 539518SAndreas.Sandberg@ARM.com @classmethod 549518SAndreas.Sandberg@ARM.com def memory_mode(cls): 559518SAndreas.Sandberg@ARM.com return 'timing' 569518SAndreas.Sandberg@ARM.com 579518SAndreas.Sandberg@ARM.com @classmethod 589518SAndreas.Sandberg@ARM.com def require_caches(cls): 599518SAndreas.Sandberg@ARM.com return True 609518SAndreas.Sandberg@ARM.com 619518SAndreas.Sandberg@ARM.com @classmethod 629518SAndreas.Sandberg@ARM.com def support_take_over(cls): 639518SAndreas.Sandberg@ARM.com return True 649518SAndreas.Sandberg@ARM.com 652932SN/A activity = Param.Unsigned(0, "Initial count") 661681SN/A 6711780Sarthur.perais@inria.fr cacheStorePorts = Param.Unsigned(200, "Cache Ports. " 6811780Sarthur.perais@inria.fr "Constrains stores only. Loads are constrained by load FUs.") 691681SN/A 709184Sandreas.hansson@arm.com decodeToFetchDelay = Param.Cycles(1, "Decode to fetch delay") 719184Sandreas.hansson@arm.com renameToFetchDelay = Param.Cycles(1 ,"Rename to fetch delay") 729184Sandreas.hansson@arm.com iewToFetchDelay = Param.Cycles(1, "Issue/Execute/Writeback to fetch " 739184Sandreas.hansson@arm.com "delay") 749184Sandreas.hansson@arm.com commitToFetchDelay = Param.Cycles(1, "Commit to fetch delay") 752932SN/A fetchWidth = Param.Unsigned(8, "Fetch width") 769982Satgutier@umich.edu fetchBufferSize = Param.Unsigned(64, "Fetch buffer size in bytes") 7710331Smitch.hayenga@arm.com fetchQueueSize = Param.Unsigned(32, "Fetch queue size in micro-ops " 7810331Smitch.hayenga@arm.com "per-thread") 792932SN/A 809184Sandreas.hansson@arm.com renameToDecodeDelay = Param.Cycles(1, "Rename to decode delay") 819184Sandreas.hansson@arm.com iewToDecodeDelay = Param.Cycles(1, "Issue/Execute/Writeback to decode " 829184Sandreas.hansson@arm.com "delay") 839184Sandreas.hansson@arm.com commitToDecodeDelay = Param.Cycles(1, "Commit to decode delay") 849184Sandreas.hansson@arm.com fetchToDecodeDelay = Param.Cycles(1, "Fetch to decode delay") 852932SN/A decodeWidth = Param.Unsigned(8, "Decode width") 861681SN/A 879184Sandreas.hansson@arm.com iewToRenameDelay = Param.Cycles(1, "Issue/Execute/Writeback to rename " 889184Sandreas.hansson@arm.com "delay") 899184Sandreas.hansson@arm.com commitToRenameDelay = Param.Cycles(1, "Commit to rename delay") 909184Sandreas.hansson@arm.com decodeToRenameDelay = Param.Cycles(1, "Decode to rename delay") 912932SN/A renameWidth = Param.Unsigned(8, "Rename width") 921681SN/A 939184Sandreas.hansson@arm.com commitToIEWDelay = Param.Cycles(1, "Commit to " 942932SN/A "Issue/Execute/Writeback delay") 959184Sandreas.hansson@arm.com renameToIEWDelay = Param.Cycles(2, "Rename to " 962932SN/A "Issue/Execute/Writeback delay") 979184Sandreas.hansson@arm.com issueToExecuteDelay = Param.Cycles(1, "Issue to execute delay (internal " 982932SN/A "to the IEW stage)") 992932SN/A dispatchWidth = Param.Unsigned(8, "Dispatch width") 1002932SN/A issueWidth = Param.Unsigned(8, "Issue width") 1012932SN/A wbWidth = Param.Unsigned(8, "Writeback width") 1023223SN/A fuPool = Param.FUPool(DefaultFUPool(), "Functional Unit pool") 1032932SN/A 1049184Sandreas.hansson@arm.com iewToCommitDelay = Param.Cycles(1, "Issue/Execute/Writeback to commit " 1051681SN/A "delay") 1069184Sandreas.hansson@arm.com renameToROBDelay = Param.Cycles(1, "Rename to reorder buffer delay") 1072932SN/A commitWidth = Param.Unsigned(8, "Commit width") 1082932SN/A squashWidth = Param.Unsigned(8, "Squash width") 1099184Sandreas.hansson@arm.com trapLatency = Param.Cycles(13, "Trap latency") 1109184Sandreas.hansson@arm.com fetchTrapLatency = Param.Cycles(1, "Fetch trap latency") 1111681SN/A 1122932SN/A backComSize = Param.Unsigned(5, "Time buffer size for backwards communication") 1132932SN/A forwardComSize = Param.Unsigned(5, "Time buffer size for forward communication") 1141681SN/A 1152932SN/A LQEntries = Param.Unsigned(32, "Number of load queue entries") 1162932SN/A SQEntries = Param.Unsigned(32, "Number of store queue entries") 1178199SAli.Saidi@ARM.com LSQDepCheckShift = Param.Unsigned(4, "Number of places to shift addr before check") 1188199SAli.Saidi@ARM.com LSQCheckLoads = Param.Bool(True, 1198199SAli.Saidi@ARM.com "Should dependency violations be checked for loads & stores or just stores") 1208519SAli.Saidi@ARM.com store_set_clear_period = Param.Unsigned(250000, 1218519SAli.Saidi@ARM.com "Number of load/store insts before the dep predictor should be invalidated") 1222932SN/A LFSTSize = Param.Unsigned(1024, "Last fetched store table size") 1232932SN/A SSITSize = Param.Unsigned(1024, "Store set ID table size") 1241681SN/A 1252932SN/A numRobs = Param.Unsigned(1, "Number of Reorder Buffers"); 1261681SN/A 1272932SN/A numPhysIntRegs = Param.Unsigned(256, "Number of physical integer registers") 1282932SN/A numPhysFloatRegs = Param.Unsigned(256, "Number of physical floating point " 1292932SN/A "registers") 1309921Syasuko.eckert@amd.com # most ISAs don't use condition-code regs, so default is 0 1319921Syasuko.eckert@amd.com _defaultNumPhysCCRegs = 0 13210338SCurtis.Dunham@arm.com if buildEnv['TARGET_ISA'] in ('arm','x86'): 1339921Syasuko.eckert@amd.com # For x86, each CC reg is used to hold only a subset of the 1349921Syasuko.eckert@amd.com # flags, so we need 4-5 times the number of CC regs as 1359921Syasuko.eckert@amd.com # physical integer regs to be sure we don't run out. In 1369921Syasuko.eckert@amd.com # typical real machines, CC regs are not explicitly renamed 1379921Syasuko.eckert@amd.com # (it's a side effect of int reg renaming), so they should 1389921Syasuko.eckert@amd.com # never be the bottleneck here. 1399921Syasuko.eckert@amd.com _defaultNumPhysCCRegs = Self.numPhysIntRegs * 5 14012109SRekai.GonzalezAlberquilla@arm.com numPhysVecRegs = Param.Unsigned(256, "Number of physical vector " 14112109SRekai.GonzalezAlberquilla@arm.com "registers") 1429921Syasuko.eckert@amd.com numPhysCCRegs = Param.Unsigned(_defaultNumPhysCCRegs, 1439921Syasuko.eckert@amd.com "Number of physical cc registers") 1442932SN/A numIQEntries = Param.Unsigned(64, "Number of instruction queue entries") 1452932SN/A numROBEntries = Param.Unsigned(192, "Number of reorder buffer entries") 1461681SN/A 1474597Sbinkertn@umich.edu smtNumFetchingThreads = Param.Unsigned(1, "SMT Number of Fetching Threads") 1484597Sbinkertn@umich.edu smtFetchPolicy = Param.String('SingleThread', "SMT Fetch policy") 1494597Sbinkertn@umich.edu smtLSQPolicy = Param.String('Partitioned', "SMT LSQ Sharing Policy") 1504597Sbinkertn@umich.edu smtLSQThreshold = Param.Int(100, "SMT LSQ Threshold Sharing Parameter") 1514597Sbinkertn@umich.edu smtIQPolicy = Param.String('Partitioned', "SMT IQ Sharing Policy") 1524597Sbinkertn@umich.edu smtIQThreshold = Param.Int(100, "SMT IQ Threshold Sharing Parameter") 1534597Sbinkertn@umich.edu smtROBPolicy = Param.String('Partitioned', "SMT ROB Sharing Policy") 1544597Sbinkertn@umich.edu smtROBThreshold = Param.Int(100, "SMT ROB Threshold Sharing Parameter") 1554597Sbinkertn@umich.edu smtCommitPolicy = Param.String('RoundRobin', "SMT Commit Policy") 1564303SN/A 15710785Sgope@wisc.edu branchPred = Param.BranchPredictor(TournamentBP(numThreads = 1589849Sandreas.hansson@arm.com Parent.numThreads), 1599849Sandreas.hansson@arm.com "Branch Predictor") 1608727Snilay@cs.wisc.edu needsTSO = Param.Bool(buildEnv['TARGET_ISA'] == 'x86', 1618727Snilay@cs.wisc.edu "Enable TSO Memory model") 1628887Sgeoffrey.blake@arm.com 1638887Sgeoffrey.blake@arm.com def addCheckerCpu(self): 1648887Sgeoffrey.blake@arm.com if buildEnv['TARGET_ISA'] in ['arm']: 1658887Sgeoffrey.blake@arm.com from ArmTLB import ArmTLB 1668887Sgeoffrey.blake@arm.com 1678887Sgeoffrey.blake@arm.com self.checker = O3Checker(workload=self.workload, 1688887Sgeoffrey.blake@arm.com exitOnError=False, 1698887Sgeoffrey.blake@arm.com updateOnError=True, 1708887Sgeoffrey.blake@arm.com warnOnlyOnLoadError=True) 1718887Sgeoffrey.blake@arm.com self.checker.itb = ArmTLB(size = self.itb.size) 1728887Sgeoffrey.blake@arm.com self.checker.dtb = ArmTLB(size = self.dtb.size) 1739132Satgutier@umich.edu self.checker.cpu_id = self.cpu_id 1748887Sgeoffrey.blake@arm.com 1758887Sgeoffrey.blake@arm.com else: 1768887Sgeoffrey.blake@arm.com print "ERROR: Checker only supported under ARM ISA!" 1778887Sgeoffrey.blake@arm.com exit(1) 178