SConscript revision 4202
14202Sbinkertn@umich.edu# -*- mode:python -*-
24202Sbinkertn@umich.edu
34202Sbinkertn@umich.edu# Copyright (c) 2006 The Regents of The University of Michigan
44202Sbinkertn@umich.edu# All rights reserved.
54202Sbinkertn@umich.edu#
64202Sbinkertn@umich.edu# Redistribution and use in source and binary forms, with or without
74202Sbinkertn@umich.edu# modification, are permitted provided that the following conditions are
84202Sbinkertn@umich.edu# met: redistributions of source code must retain the above copyright
94202Sbinkertn@umich.edu# notice, this list of conditions and the following disclaimer;
104202Sbinkertn@umich.edu# redistributions in binary form must reproduce the above copyright
114202Sbinkertn@umich.edu# notice, this list of conditions and the following disclaimer in the
124202Sbinkertn@umich.edu# documentation and/or other materials provided with the distribution;
134202Sbinkertn@umich.edu# neither the name of the copyright holders nor the names of its
144202Sbinkertn@umich.edu# contributors may be used to endorse or promote products derived from
154202Sbinkertn@umich.edu# this software without specific prior written permission.
164202Sbinkertn@umich.edu#
174202Sbinkertn@umich.edu# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
184202Sbinkertn@umich.edu# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
194202Sbinkertn@umich.edu# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
204202Sbinkertn@umich.edu# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
214202Sbinkertn@umich.edu# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
224202Sbinkertn@umich.edu# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
234202Sbinkertn@umich.edu# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
244202Sbinkertn@umich.edu# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
254202Sbinkertn@umich.edu# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
264202Sbinkertn@umich.edu# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
274202Sbinkertn@umich.edu# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
284202Sbinkertn@umich.edu#
294202Sbinkertn@umich.edu# Authors: Steve Reinhardt
304202Sbinkertn@umich.edu
314202Sbinkertn@umich.eduImport('*')
324202Sbinkertn@umich.edu
339157Sandreas.hansson@arm.com#################################################################
3410259SAndrew.Bardsley@arm.com#
354486Sbinkertn@umich.edu# Generate StaticInst execute() method signatures.
369793Sakash.bagdia@arm.com#
379827Sakash.bagdia@arm.com# There must be one signature for each CPU model compiled in.
389850Sandreas.hansson@arm.com# Since the set of compiled-in models is flexible, we generate a
3910249Sstephan.diestelhorst@arm.com# header containing the appropriate set of signatures on the fly.
4010268SGeoffrey.Blake@arm.com#
414486Sbinkertn@umich.edu#################################################################
428774Sgblack@eecs.umich.edu
434202Sbinkertn@umich.edu# CPU model-specific data is contained in cpu_models.py
4411235Sandreas.sandberg@arm.com# Convert to SCons File node to get path handling
454202Sbinkertn@umich.edumodels_db = File('cpu_models.py')
4611077SCurtis.Dunham@arm.com# slurp in contents of file
4710458Sandreas.hansson@arm.comexecfile(models_db.srcnode().abspath)
4810458Sandreas.hansson@arm.com
4910458Sandreas.hansson@arm.com# Template for execute() signature.
504202Sbinkertn@umich.eduexec_sig_template = '''
5112302Sgabeblack@google.comvirtual Fault execute(%s *xc, Trace::InstRecord *traceData) const = 0;
524202Sbinkertn@umich.eduvirtual Fault initiateAcc(%s *xc, Trace::InstRecord *traceData) const
539983Sstever@gmail.com{ panic("initiateAcc not defined!"); M5_DUMMY_RETURN };
5412302Sgabeblack@google.comvirtual Fault completeAcc(Packet *pkt, %s *xc,
5510453SAndrew.Bardsley@arm.com                          Trace::InstRecord *traceData) const
5612302Sgabeblack@google.com{ panic("completeAcc not defined!"); M5_DUMMY_RETURN };
5713771Sgabeblack@google.com'''
584202Sbinkertn@umich.edu
594202Sbinkertn@umich.edumem_ini_sig_template = '''
609342SAndreas.Sandberg@arm.comvirtual Fault initiateAcc(%s *xc, Trace::InstRecord *traceData) const { panic("Not defined!"); M5_DUMMY_RETURN };
614202Sbinkertn@umich.edu'''
624202Sbinkertn@umich.edu
6310268SGeoffrey.Blake@arm.commem_comp_sig_template = '''
6410259SAndrew.Bardsley@arm.comvirtual Fault completeAcc(uint8_t *data, %s *xc, Trace::InstRecord *traceData) const { panic("Not defined!"); return NoFault; M5_DUMMY_RETURN };
654202Sbinkertn@umich.edu'''
664202Sbinkertn@umich.edu
6712302Sgabeblack@google.com# Generate a temporary CPU list, including the CheckerCPU if
689793Sakash.bagdia@arm.com# it's enabled.  This isn't used for anything else other than StaticInst
699827Sakash.bagdia@arm.com# headers.
7011909SBrandon.Potter@amd.comtemp_cpu_list = env['CPU_MODELS'][:]
7111420Sdavid.guillen@arm.com
729850Sandreas.hansson@arm.comif env['USE_CHECKER']:
7310249Sstephan.diestelhorst@arm.com    temp_cpu_list.append('CheckerCPU')
7411524Sdavid.guillen@arm.com
7511527Sdavid.guillen@arm.com# Generate header.  
767768SAli.Saidi@ARM.comdef gen_cpu_exec_signatures(target, source, env):
779850Sandreas.hansson@arm.com    f = open(str(target[0]), 'w')
789850Sandreas.hansson@arm.com    print >> f, '''
798766Sgblack@eecs.umich.edu#ifndef __CPU_STATIC_INST_EXEC_SIGS_HH__
8011854Sbrandon.potter@amd.com#define __CPU_STATIC_INST_EXEC_SIGS_HH__
817768SAli.Saidi@ARM.com'''
828766Sgblack@eecs.umich.edu    for cpu in temp_cpu_list:
8311856Sbrandon.potter@amd.com        xc_type = CpuModel.dict[cpu].strings['CPU_exec_context']
8410930Sbrandon.potter@amd.com        print >> f, exec_sig_template % (xc_type, xc_type, xc_type)
857768SAli.Saidi@ARM.com    print >> f, '''
869850Sandreas.hansson@arm.com#endif  // __CPU_STATIC_INST_EXEC_SIGS_HH__
8711794Sbrandon.potter@amd.com'''
884486Sbinkertn@umich.edu
8911800Sbrandon.potter@amd.com# Generate string that gets printed when header is rebuilt
9011800Sbrandon.potter@amd.comdef gen_sigs_string(target, source, env):
9111800Sbrandon.potter@amd.com    return "Generating static_inst_exec_sigs.hh: " \
928335Snate@binkert.org           + ', '.join(temp_cpu_list)
938335Snate@binkert.org
9410458Sandreas.hansson@arm.com# Add command to generate header to environment.
959152Satgutier@umich.eduenv.Command('static_inst_exec_sigs.hh', models_db,
968335Snate@binkert.org            Action(gen_cpu_exec_signatures, gen_sigs_string,
978335Snate@binkert.org                   varlist = temp_cpu_list))
988335Snate@binkert.org
998335Snate@binkert.orgenv.Depends('static_inst_exec_sigs.hh', Value(env['USE_CHECKER']))
1008335Snate@binkert.orgenv.Depends('static_inst_exec_sigs.hh', Value(env['CPU_MODELS']))
1018335Snate@binkert.org
1028335Snate@binkert.org# List of suppported CPUs by the Checker.  Errors out if USE_CHECKER=True
1039733Sandreas@sandberg.pp.se# and one of these are not being used.
1048335Snate@binkert.orgCheckerSupportedCPUList = ['O3CPU', 'OzoneCPU']
10511380Salexandru.dutu@amd.com
1068335Snate@binkert.orgSource('activity.cc')
1078335Snate@binkert.orgSource('base.cc')
1088335Snate@binkert.orgSource('cpuevent.cc')
1098335Snate@binkert.orgSource('exetrace.cc')
1108335Snate@binkert.orgSource('func_unit.cc')
1118335Snate@binkert.orgSource('op_class.cc')
1129793Sakash.bagdia@arm.comSource('pc_event.cc')
1139827Sakash.bagdia@arm.comSource('quiesce_event.cc')
11410249Sstephan.diestelhorst@arm.comSource('static_inst.cc')
11511380Salexandru.dutu@amd.comSource('simple_thread.cc')
11611380Salexandru.dutu@amd.comSource('thread_state.cc')
117
118if env['FULL_SYSTEM']:
119    Source('intr_control.cc')
120    Source('profile.cc')
121
122if env['USE_CHECKER']:
123    Source('checker/cpu.cc')
124    checker_supports = False
125    for i in CheckerSupportedCPUList:
126        if i in env['CPU_MODELS']:
127            checker_supports = True
128    if not checker_supports:
129        print "Checker only supports CPU models",
130        for i in CheckerSupportedCPUList:
131            print i,
132        print ", please set USE_CHECKER=False or use one of those CPU models"
133        Exit(1)
134