operands.isa revision 2077
113759Sgiacomo.gabrielli@arm.comdef operand_types {{ 210259SAndrew.Bardsley@arm.com 'sb' : ('signed int', 8), 310259SAndrew.Bardsley@arm.com 'ub' : ('unsigned int', 8), 410259SAndrew.Bardsley@arm.com 'shw' : ('signed int', 16), 510259SAndrew.Bardsley@arm.com 'uhw' : ('unsigned int', 16), 610259SAndrew.Bardsley@arm.com 'sw' : ('signed int', 32), 710259SAndrew.Bardsley@arm.com 'uw' : ('unsigned int', 32), 810259SAndrew.Bardsley@arm.com 'sdw' : ('signed int', 64), 910259SAndrew.Bardsley@arm.com 'udw' : ('unsigned int', 64), 1010259SAndrew.Bardsley@arm.com 'sf' : ('float', 32), 1110259SAndrew.Bardsley@arm.com 'df' : ('float', 64), 1210259SAndrew.Bardsley@arm.com 'qf' : ('float', 128) 1310259SAndrew.Bardsley@arm.com}}; 1410259SAndrew.Bardsley@arm.com 1510259SAndrew.Bardsley@arm.comdef operands {{ 1610259SAndrew.Bardsley@arm.com # Int regs default to unsigned, but code should not count on this. 1710259SAndrew.Bardsley@arm.com # For clarity, descriptions that depend on unsigned behavior should 1810259SAndrew.Bardsley@arm.com # explicitly specify '.uq'. 1910259SAndrew.Bardsley@arm.com 'Rd': ('IntReg', 'udw', 'RD', 'IsInteger', 1), 2010259SAndrew.Bardsley@arm.com 'Rs1': ('IntReg', 'udw', 'RS1', 'IsInteger', 2), 2110259SAndrew.Bardsley@arm.com 'Rs2': ('IntReg', 'udw', 'RS2', 'IsInteger', 3), 2210259SAndrew.Bardsley@arm.com #'Fa': ('FloatReg', 'df', 'FA', 'IsFloating', 1), 2310259SAndrew.Bardsley@arm.com #'Fb': ('FloatReg', 'df', 'FB', 'IsFloating', 2), 2410259SAndrew.Bardsley@arm.com #'Fc': ('FloatReg', 'df', 'FC', 'IsFloating', 3), 2510259SAndrew.Bardsley@arm.com 'Mem': ('Mem', 'udw', None, ('IsMemRef', 'IsLoad', 'IsStore'), 4) 2610259SAndrew.Bardsley@arm.com #'NPC': ('NPC', 'uq', None, ( None, None, 'IsControl' ), 4), 2710259SAndrew.Bardsley@arm.com #'Runiq': ('ControlReg', 'uq', 'Uniq', None, 1), 2810259SAndrew.Bardsley@arm.com #'FPCR': ('ControlReg', 'uq', 'Fpcr', None, 1), 2910259SAndrew.Bardsley@arm.com # The next two are hacks for non-full-system call-pal emulation 3010259SAndrew.Bardsley@arm.com #'R0': ('IntReg', 'uq', '0', None, 1), 3110259SAndrew.Bardsley@arm.com #'R16': ('IntReg', 'uq', '16', None, 1) 3210259SAndrew.Bardsley@arm.com}}; 3310259SAndrew.Bardsley@arm.com