util.isa revision 7741
1// Copyright (c) 2006-2007 The Regents of The University of Michigan 2// All rights reserved. 3// 4// Redistribution and use in source and binary forms, with or without 5// modification, are permitted provided that the following conditions are 6// met: redistributions of source code must retain the above copyright 7// notice, this list of conditions and the following disclaimer; 8// redistributions in binary form must reproduce the above copyright 9// notice, this list of conditions and the following disclaimer in the 10// documentation and/or other materials provided with the distribution; 11// neither the name of the copyright holders nor the names of its 12// contributors may be used to endorse or promote products derived from 13// this software without specific prior written permission. 14// 15// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 16// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 17// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 18// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 19// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 20// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 21// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 22// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 23// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 24// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 25// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 26// 27// Authors: Ali Saidi 28// Gabe Black 29// Steve Reinhardt 30 31//////////////////////////////////////////////////////////////////// 32// 33// Mem utility templates and functions 34// 35 36output header {{ 37 /** 38 * Base class for memory operations. 39 */ 40 class Mem : public SparcStaticInst 41 { 42 protected: 43 44 // Constructor 45 Mem(const char *mnem, ExtMachInst _machInst, OpClass __opClass) : 46 SparcStaticInst(mnem, _machInst, __opClass) 47 { 48 } 49 50 std::string generateDisassembly(Addr pc, 51 const SymbolTable *symtab) const; 52 }; 53 54 /** 55 * Class for memory operations which use an immediate offset. 56 */ 57 class MemImm : public Mem 58 { 59 protected: 60 61 // Constructor 62 MemImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass) : 63 Mem(mnem, _machInst, __opClass), imm(sext<13>(SIMM13)) 64 {} 65 66 std::string generateDisassembly(Addr pc, 67 const SymbolTable *symtab) const; 68 69 const int32_t imm; 70 }; 71}}; 72 73output decoder {{ 74 std::string Mem::generateDisassembly(Addr pc, 75 const SymbolTable *symtab) const 76 { 77 std::stringstream response; 78 bool load = flags[IsLoad]; 79 bool store = flags[IsStore]; 80 81 printMnemonic(response, mnemonic); 82 if (store) { 83 printReg(response, _srcRegIdx[0]); 84 ccprintf(response, ", "); 85 } 86 ccprintf(response, "["); 87 if (_srcRegIdx[!store ? 0 : 1] != 0) { 88 printSrcReg(response, !store ? 0 : 1); 89 ccprintf(response, " + "); 90 } 91 printSrcReg(response, !store ? 1 : 2); 92 ccprintf(response, "]"); 93 if (load) { 94 ccprintf(response, ", "); 95 printReg(response, _destRegIdx[0]); 96 } 97 98 return response.str(); 99 } 100 101 std::string MemImm::generateDisassembly(Addr pc, 102 const SymbolTable *symtab) const 103 { 104 std::stringstream response; 105 bool load = flags[IsLoad]; 106 bool save = flags[IsStore]; 107 108 printMnemonic(response, mnemonic); 109 if (save) { 110 printReg(response, _srcRegIdx[0]); 111 ccprintf(response, ", "); 112 } 113 ccprintf(response, "["); 114 if (_srcRegIdx[!save ? 0 : 1] != 0) { 115 printReg(response, _srcRegIdx[!save ? 0 : 1]); 116 ccprintf(response, " + "); 117 } 118 if (imm >= 0) 119 ccprintf(response, "0x%x]", imm); 120 else 121 ccprintf(response, "-0x%x]", -imm); 122 if (load) { 123 ccprintf(response, ", "); 124 printReg(response, _destRegIdx[0]); 125 } 126 127 return response.str(); 128 } 129}}; 130 131// This template provides the execute functions for a load 132def template LoadExecute {{ 133 Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, 134 Trace::InstRecord *traceData) const 135 { 136 Fault fault = NoFault; 137 Addr EA; 138 %(fp_enable_check)s; 139 %(op_decl)s; 140 %(op_rd)s; 141 %(ea_code)s; 142 DPRINTF(Sparc, "%s: The address is 0x%x\n", mnemonic, EA); 143 %(fault_check)s; 144 if (fault == NoFault) { 145 %(EA_trunc)s 146 fault = xc->read(EA, (%(mem_acc_type)s%(mem_acc_size)s_t&)Mem, %(asi_val)s); 147 } 148 if (fault == NoFault) { 149 %(code)s; 150 } 151 if (fault == NoFault) { 152 // Write the resulting state to the execution context 153 %(op_wb)s; 154 } 155 156 return fault; 157 } 158}}; 159 160def template LoadInitiateAcc {{ 161 Fault %(class_name)s::initiateAcc(%(CPU_exec_context)s * xc, 162 Trace::InstRecord * traceData) const 163 { 164 Fault fault = NoFault; 165 Addr EA; 166 %(fp_enable_check)s; 167 %(op_decl)s; 168 %(op_rd)s; 169 %(ea_code)s; 170 DPRINTF(Sparc, "%s: The address is 0x%x\n", mnemonic, EA); 171 %(fault_check)s; 172 if (fault == NoFault) { 173 %(EA_trunc)s 174 fault = xc->read(EA, (%(mem_acc_type)s%(mem_acc_size)s_t&)Mem, %(asi_val)s); 175 } 176 return fault; 177 } 178}}; 179 180def template LoadCompleteAcc {{ 181 Fault %(class_name)s::completeAcc(PacketPtr pkt, %(CPU_exec_context)s * xc, 182 Trace::InstRecord * traceData) const 183 { 184 Fault fault = NoFault; 185 %(op_decl)s; 186 %(op_rd)s; 187 Mem = pkt->get<typeof(Mem)>(); 188 %(code)s; 189 if (fault == NoFault) { 190 %(op_wb)s; 191 } 192 return fault; 193 } 194}}; 195 196// This template provides the execute functions for a store 197def template StoreExecute {{ 198 Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, 199 Trace::InstRecord *traceData) const 200 { 201 Fault fault = NoFault; 202 // This is to support the conditional store in cas instructions. 203 // It should be optomized out in all the others 204 bool storeCond = true; 205 Addr EA; 206 %(fp_enable_check)s; 207 %(op_decl)s; 208 %(op_rd)s; 209 %(ea_code)s; 210 DPRINTF(Sparc, "%s: The address is 0x%x\n", mnemonic, EA); 211 %(fault_check)s; 212 if (fault == NoFault) { 213 %(code)s; 214 } 215 if (storeCond && fault == NoFault) { 216 %(EA_trunc)s 217 fault = xc->write((%(mem_acc_type)s%(mem_acc_size)s_t)Mem, 218 EA, %(asi_val)s, 0); 219 } 220 if (fault == NoFault) { 221 // Write the resulting state to the execution context 222 %(op_wb)s; 223 } 224 225 return fault; 226 } 227}}; 228 229def template StoreInitiateAcc {{ 230 Fault %(class_name)s::initiateAcc(%(CPU_exec_context)s * xc, 231 Trace::InstRecord * traceData) const 232 { 233 Fault fault = NoFault; 234 bool storeCond = true; 235 Addr EA; 236 %(fp_enable_check)s; 237 %(op_decl)s; 238 239 %(op_rd)s; 240 %(ea_code)s; 241 DPRINTF(Sparc, "%s: The address is 0x%x\n", mnemonic, EA); 242 %(fault_check)s; 243 if (fault == NoFault) { 244 %(code)s; 245 } 246 if (storeCond && fault == NoFault) { 247 %(EA_trunc)s 248 fault = xc->write((%(mem_acc_type)s%(mem_acc_size)s_t)Mem, 249 EA, %(asi_val)s, 0); 250 } 251 return fault; 252 } 253}}; 254 255def template StoreCompleteAcc {{ 256 Fault %(class_name)s::completeAcc(PacketPtr, %(CPU_exec_context)s * xc, 257 Trace::InstRecord * traceData) const 258 { 259 return NoFault; 260 } 261}}; 262 263// This delcares the initiateAcc function in memory operations 264def template InitiateAccDeclare {{ 265 Fault initiateAcc(%(CPU_exec_context)s *, Trace::InstRecord *) const; 266}}; 267 268// This declares the completeAcc function in memory operations 269def template CompleteAccDeclare {{ 270 Fault completeAcc(PacketPtr, %(CPU_exec_context)s *, Trace::InstRecord *) const; 271}}; 272 273// Here are some code snippets which check for various fault conditions 274let {{ 275 LoadFuncs = [LoadExecute, LoadInitiateAcc, LoadCompleteAcc] 276 StoreFuncs = [StoreExecute, StoreInitiateAcc, StoreCompleteAcc] 277 278 # The LSB can be zero, since it's really the MSB in doubles and quads 279 # and we're dealing with doubles 280 BlockAlignmentFaultCheck = ''' 281 if (RD & 0xe) 282 fault = new IllegalInstruction; 283 else if (EA & 0x3f) 284 fault = new MemAddressNotAligned; 285 ''' 286 TwinAlignmentFaultCheck = ''' 287 if (RD & 0x1) 288 fault = new IllegalInstruction; 289 else if (EA & 0xf) 290 fault = new MemAddressNotAligned; 291 ''' 292 # XXX Need to take care of pstate.hpriv as well. The lower ASIs 293 # are split into ones that are available in priv and hpriv, and 294 # those that are only available in hpriv 295 AlternateASIPrivFaultCheck = ''' 296 if ((!bits(Pstate,2,2) && !bits(Hpstate,2,2) && 297 !asiIsUnPriv((ASI)EXT_ASI)) || 298 (!bits(Hpstate,2,2) && asiIsHPriv((ASI)EXT_ASI))) 299 fault = new PrivilegedAction; 300 else if (asiIsAsIfUser((ASI)EXT_ASI) && !bits(Pstate,2,2)) 301 fault = new PrivilegedAction; 302 ''' 303 304 TruncateEA = ''' 305#if !FULL_SYSTEM 306 EA = Pstate<3:> ? EA<31:0> : EA; 307#endif 308 ''' 309}}; 310 311// A simple function to generate the name of the macro op of a certain 312// instruction at a certain micropc 313let {{ 314 def makeMicroName(name, microPc): 315 return name + "::" + name + "_" + str(microPc) 316}}; 317 318// This function properly generates the execute functions for one of the 319// templates above. This is needed because in one case, ea computation, 320// fault checks and the actual code all occur in the same function, 321// and in the other they're distributed across two. Also note that for 322// execute functions, the name of the base class doesn't matter. 323let {{ 324 def doSplitExecute(execute, name, Name, asi, opt_flags, microParam): 325 microParam["asi_val"] = asi; 326 iop = InstObjParams(name, Name, '', microParam, opt_flags) 327 (execf, initf, compf) = execute 328 return execf.subst(iop) + initf.subst(iop) + compf.subst(iop) 329 330 331 def doDualSplitExecute(code, postacc_code, eaRegCode, eaImmCode, execute, 332 faultCode, nameReg, nameImm, NameReg, NameImm, asi, opt_flags): 333 executeCode = '' 334 for (eaCode, name, Name) in ( 335 (eaRegCode, nameReg, NameReg), 336 (eaImmCode, nameImm, NameImm)): 337 microParams = {"code": code, "postacc_code" : postacc_code, 338 "ea_code": eaCode, "fault_check": faultCode, 339 "EA_trunc" : TruncateEA} 340 executeCode += doSplitExecute(execute, name, Name, 341 asi, opt_flags, microParams) 342 return executeCode 343}}; 344