decoder.isa revision 7720
13900Ssaidi@eecs.umich.edu// Copyright (c) 2006-2007 The Regents of The University of Michigan 22632Sstever@eecs.umich.edu// All rights reserved. 32632Sstever@eecs.umich.edu// 42632Sstever@eecs.umich.edu// Redistribution and use in source and binary forms, with or without 52632Sstever@eecs.umich.edu// modification, are permitted provided that the following conditions are 62632Sstever@eecs.umich.edu// met: redistributions of source code must retain the above copyright 72632Sstever@eecs.umich.edu// notice, this list of conditions and the following disclaimer; 82632Sstever@eecs.umich.edu// redistributions in binary form must reproduce the above copyright 92632Sstever@eecs.umich.edu// notice, this list of conditions and the following disclaimer in the 102632Sstever@eecs.umich.edu// documentation and/or other materials provided with the distribution; 112632Sstever@eecs.umich.edu// neither the name of the copyright holders nor the names of its 122632Sstever@eecs.umich.edu// contributors may be used to endorse or promote products derived from 132632Sstever@eecs.umich.edu// this software without specific prior written permission. 142632Sstever@eecs.umich.edu// 152632Sstever@eecs.umich.edu// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 162632Sstever@eecs.umich.edu// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 172632Sstever@eecs.umich.edu// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 182632Sstever@eecs.umich.edu// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 192632Sstever@eecs.umich.edu// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 202632Sstever@eecs.umich.edu// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 212632Sstever@eecs.umich.edu// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 222632Sstever@eecs.umich.edu// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 232632Sstever@eecs.umich.edu// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 242632Sstever@eecs.umich.edu// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 252632Sstever@eecs.umich.edu// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 262632Sstever@eecs.umich.edu// 272632Sstever@eecs.umich.edu// Authors: Ali Saidi 282632Sstever@eecs.umich.edu// Gabe Black 292632Sstever@eecs.umich.edu// Steve Reinhardt 302632Sstever@eecs.umich.edu 312022SN/A//////////////////////////////////////////////////////////////////// 322022SN/A// 332022SN/A// The actual decoder specification 342022SN/A// 352022SN/A 362469SN/Adecode OP default Unknown::unknown() 372469SN/A{ 382469SN/A 0x0: decode OP2 392469SN/A { 402516SN/A //Throw an illegal instruction acception 412516SN/A 0x0: Trap::illtrap({{fault = new IllegalInstruction;}}); 422944Sgblack@eecs.umich.edu format BranchN 432482SN/A { 443598Sgblack@eecs.umich.edu //bpcc 453056Sgblack@eecs.umich.edu 0x1: decode COND2 462469SN/A { 473056Sgblack@eecs.umich.edu //Branch Always 485091Sgblack@eecs.umich.edu 0x8: bpa(19, annul_code={{ 497720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 507720Sgblack@eecs.umich.edu pc.npc(pc.pc() + disp); 517720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 4); 527720Sgblack@eecs.umich.edu PCS = pc; 535091Sgblack@eecs.umich.edu }}); 543056Sgblack@eecs.umich.edu //Branch Never 555091Sgblack@eecs.umich.edu 0x0: bpn(19, {{;}}, 565091Sgblack@eecs.umich.edu annul_code={{ 577720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 587720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 8); 597720Sgblack@eecs.umich.edu pc.npc(pc.npc() + 4); 607720Sgblack@eecs.umich.edu PCS = pc; 615091Sgblack@eecs.umich.edu }}); 623056Sgblack@eecs.umich.edu default: decode BPCC 633056Sgblack@eecs.umich.edu { 645091Sgblack@eecs.umich.edu 0x0: bpcci(19, test={{passesCondition(Ccr<3:0>, COND2)}}); 655091Sgblack@eecs.umich.edu 0x2: bpccx(19, test={{passesCondition(Ccr<7:4>, COND2)}}); 663056Sgblack@eecs.umich.edu } 672482SN/A } 683598Sgblack@eecs.umich.edu //bicc 693598Sgblack@eecs.umich.edu 0x2: decode COND2 703598Sgblack@eecs.umich.edu { 713598Sgblack@eecs.umich.edu //Branch Always 725091Sgblack@eecs.umich.edu 0x8: ba(22, annul_code={{ 737720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 747720Sgblack@eecs.umich.edu pc.npc(pc.pc() + disp); 757720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 4); 767720Sgblack@eecs.umich.edu PCS = pc; 775091Sgblack@eecs.umich.edu }}); 783598Sgblack@eecs.umich.edu //Branch Never 795091Sgblack@eecs.umich.edu 0x0: bn(22, {{;}}, 805091Sgblack@eecs.umich.edu annul_code={{ 817720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 827720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 8); 837720Sgblack@eecs.umich.edu pc.npc(pc.npc() + 4); 847720Sgblack@eecs.umich.edu PCS = pc; 855091Sgblack@eecs.umich.edu }}); 865091Sgblack@eecs.umich.edu default: bicc(22, test={{passesCondition(Ccr<3:0>, COND2)}}); 873598Sgblack@eecs.umich.edu } 882516SN/A } 892516SN/A 0x3: decode RCOND2 902516SN/A { 912516SN/A format BranchSplit 922482SN/A { 935091Sgblack@eecs.umich.edu 0x1: bpreq(test={{Rs1.sdw == 0}}); 945091Sgblack@eecs.umich.edu 0x2: bprle(test={{Rs1.sdw <= 0}}); 955091Sgblack@eecs.umich.edu 0x3: bprl(test={{Rs1.sdw < 0}}); 965091Sgblack@eecs.umich.edu 0x5: bprne(test={{Rs1.sdw != 0}}); 975091Sgblack@eecs.umich.edu 0x6: bprg(test={{Rs1.sdw > 0}}); 985091Sgblack@eecs.umich.edu 0x7: bprge(test={{Rs1.sdw >= 0}}); 992469SN/A } 1002482SN/A } 1012516SN/A //SETHI (or NOP if rd == 0 and imm == 0) 1023042Sgblack@eecs.umich.edu 0x4: SetHi::sethi({{Rd.udw = imm;}}); 1034004Sgblack@eecs.umich.edu //fbpfcc 1044004Sgblack@eecs.umich.edu 0x5: decode COND2 { 1054004Sgblack@eecs.umich.edu format BranchN { 1064004Sgblack@eecs.umich.edu //Branch Always 1075091Sgblack@eecs.umich.edu 0x8: fbpa(22, annul_code={{ 1087720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 1097720Sgblack@eecs.umich.edu pc.npc(pc.pc() + disp); 1107720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 4); 1117720Sgblack@eecs.umich.edu PCS = pc; 1125091Sgblack@eecs.umich.edu }}); 1134004Sgblack@eecs.umich.edu //Branch Never 1145091Sgblack@eecs.umich.edu 0x0: fbpn(22, {{;}}, 1155091Sgblack@eecs.umich.edu annul_code={{ 1167720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 1177720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 8); 1187720Sgblack@eecs.umich.edu pc.npc(pc.npc() + 4); 1197720Sgblack@eecs.umich.edu PCS = pc; 1205091Sgblack@eecs.umich.edu }}); 1214004Sgblack@eecs.umich.edu default: decode BPCC { 1225091Sgblack@eecs.umich.edu 0x0: fbpfcc0(19, test= 1235091Sgblack@eecs.umich.edu {{passesFpCondition(Fsr<11:10>, COND2)}}); 1245091Sgblack@eecs.umich.edu 0x1: fbpfcc1(19, test= 1255091Sgblack@eecs.umich.edu {{passesFpCondition(Fsr<33:32>, COND2)}}); 1265091Sgblack@eecs.umich.edu 0x2: fbpfcc2(19, test= 1275091Sgblack@eecs.umich.edu {{passesFpCondition(Fsr<35:34>, COND2)}}); 1285091Sgblack@eecs.umich.edu 0x3: fbpfcc3(19, test= 1295091Sgblack@eecs.umich.edu {{passesFpCondition(Fsr<37:36>, COND2)}}); 1304004Sgblack@eecs.umich.edu } 1314004Sgblack@eecs.umich.edu } 1324004Sgblack@eecs.umich.edu } 1334004Sgblack@eecs.umich.edu //fbfcc 1344004Sgblack@eecs.umich.edu 0x6: decode COND2 { 1354004Sgblack@eecs.umich.edu format BranchN { 1364004Sgblack@eecs.umich.edu //Branch Always 1375091Sgblack@eecs.umich.edu 0x8: fba(22, annul_code={{ 1387720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 1397720Sgblack@eecs.umich.edu pc.npc(pc.pc() + disp); 1407720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 4); 1417720Sgblack@eecs.umich.edu PCS = pc; 1425091Sgblack@eecs.umich.edu }}); 1434004Sgblack@eecs.umich.edu //Branch Never 1445091Sgblack@eecs.umich.edu 0x0: fbn(22, {{;}}, 1455091Sgblack@eecs.umich.edu annul_code={{ 1467720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 1477720Sgblack@eecs.umich.edu pc.nnpc(pc.npc() + 8); 1487720Sgblack@eecs.umich.edu pc.npc(pc.npc() + 4); 1497720Sgblack@eecs.umich.edu PCS = pc; 1505091Sgblack@eecs.umich.edu }}); 1515091Sgblack@eecs.umich.edu default: fbfcc(22, test= 1525091Sgblack@eecs.umich.edu {{passesFpCondition(Fsr<11:10>, COND2)}}); 1534004Sgblack@eecs.umich.edu } 1544004Sgblack@eecs.umich.edu } 1552469SN/A } 1562944Sgblack@eecs.umich.edu 0x1: BranchN::call(30, {{ 1577720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 1583928Ssaidi@eecs.umich.edu if (Pstate<3:>) 1597720Sgblack@eecs.umich.edu R15 = (pc.pc())<31:0>; 1603928Ssaidi@eecs.umich.edu else 1617720Sgblack@eecs.umich.edu R15 = pc.pc(); 1627720Sgblack@eecs.umich.edu pc.nnpc(R15 + disp); 1637720Sgblack@eecs.umich.edu PCS = pc; 1642469SN/A }}); 1652469SN/A 0x2: decode OP3 { 1662482SN/A format IntOp { 1672482SN/A 0x00: add({{Rd = Rs1.sdw + Rs2_or_imm13;}}); 1682974Sgblack@eecs.umich.edu 0x01: and({{Rd = Rs1.sdw & Rs2_or_imm13;}}); 1692974Sgblack@eecs.umich.edu 0x02: or({{Rd = Rs1.sdw | Rs2_or_imm13;}}); 1702974Sgblack@eecs.umich.edu 0x03: xor({{Rd = Rs1.sdw ^ Rs2_or_imm13;}}); 1712526SN/A 0x04: sub({{Rd = Rs1.sdw - Rs2_or_imm13;}}); 1722974Sgblack@eecs.umich.edu 0x05: andn({{Rd = Rs1.sdw & ~Rs2_or_imm13;}}); 1732974Sgblack@eecs.umich.edu 0x06: orn({{Rd = Rs1.sdw | ~Rs2_or_imm13;}}); 1742974Sgblack@eecs.umich.edu 0x07: xnor({{Rd = ~(Rs1.sdw ^ Rs2_or_imm13);}}); 1752646Ssaidi@eecs.umich.edu 0x08: addc({{Rd = Rs1.sdw + Rs2_or_imm13 + Ccr<0:0>;}}); 1762974Sgblack@eecs.umich.edu 0x09: mulx({{Rd = Rs1.sdw * Rs2_or_imm13;}}); 1772469SN/A 0x0A: umul({{ 1782516SN/A Rd = Rs1.udw<31:0> * Rs2_or_imm13<31:0>; 1792646Ssaidi@eecs.umich.edu Y = Rd<63:32>; 1802482SN/A }}); 1812469SN/A 0x0B: smul({{ 1823931Ssaidi@eecs.umich.edu Rd.sdw = sext<32>(Rs1.sdw<31:0>) * sext<32>(Rs2_or_imm13<31:0>); 1833900Ssaidi@eecs.umich.edu Y = Rd.sdw<63:32>; 1842482SN/A }}); 1852954Sgblack@eecs.umich.edu 0x0C: subc({{Rd.sdw = Rs1.sdw + (~Rs2_or_imm13) + 1 - Ccr<0:0>}}); 1862469SN/A 0x0D: udivx({{ 1872516SN/A if(Rs2_or_imm13 == 0) fault = new DivisionByZero; 1882516SN/A else Rd.udw = Rs1.udw / Rs2_or_imm13; 1892482SN/A }}); 1902469SN/A 0x0E: udiv({{ 1912516SN/A if(Rs2_or_imm13 == 0) fault = new DivisionByZero; 1922482SN/A else 1932482SN/A { 1942646Ssaidi@eecs.umich.edu Rd.udw = ((Y << 32) | Rs1.udw<31:0>) / Rs2_or_imm13; 1952482SN/A if(Rd.udw >> 32 != 0) 1962482SN/A Rd.udw = 0xFFFFFFFF; 1972482SN/A } 1982482SN/A }}); 1992482SN/A 0x0F: sdiv({{ 2002615SN/A if(Rs2_or_imm13.sdw == 0) 2012469SN/A fault = new DivisionByZero; 2022469SN/A else 2032482SN/A { 2042646Ssaidi@eecs.umich.edu Rd.udw = ((int64_t)((Y << 32) | Rs1.sdw<31:0>)) / Rs2_or_imm13.sdw; 2053929Ssaidi@eecs.umich.edu if((int64_t)Rd.udw >= std::numeric_limits<int32_t>::max()) 2062482SN/A Rd.udw = 0x7FFFFFFF; 2073929Ssaidi@eecs.umich.edu else if((int64_t)Rd.udw <= std::numeric_limits<int32_t>::min()) 2083929Ssaidi@eecs.umich.edu Rd.udw = ULL(0xFFFFFFFF80000000); 2092482SN/A } 2102526SN/A }}); 2112469SN/A } 2122482SN/A format IntOpCc { 2132469SN/A 0x10: addcc({{ 2145093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2155093Sgblack@eecs.umich.edu Rd = res = op1 + op2; 2165093Sgblack@eecs.umich.edu }}); 2172482SN/A 0x11: IntOpCcRes::andcc({{Rd = Rs1 & Rs2_or_imm13;}}); 2182482SN/A 0x12: IntOpCcRes::orcc({{Rd = Rs1 | Rs2_or_imm13;}}); 2192482SN/A 0x13: IntOpCcRes::xorcc({{Rd = Rs1 ^ Rs2_or_imm13;}}); 2202469SN/A 0x14: subcc({{ 2215093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2225093Sgblack@eecs.umich.edu Rd = res = op1 - op2; 2235093Sgblack@eecs.umich.edu }}, sub=True); 2242482SN/A 0x15: IntOpCcRes::andncc({{Rd = Rs1 & ~Rs2_or_imm13;}}); 2252482SN/A 0x16: IntOpCcRes::orncc({{Rd = Rs1 | ~Rs2_or_imm13;}}); 2262482SN/A 0x17: IntOpCcRes::xnorcc({{Rd = ~(Rs1 ^ Rs2_or_imm13);}}); 2272469SN/A 0x18: addccc({{ 2285093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2295093Sgblack@eecs.umich.edu Rd = res = op1 + op2 + Ccr<0:>; 2305093Sgblack@eecs.umich.edu }}); 2313765Sgblack@eecs.umich.edu 0x1A: IntOpCcRes::umulcc({{ 2322615SN/A uint64_t resTemp; 2332615SN/A Rd = resTemp = Rs1.udw<31:0> * Rs2_or_imm13.udw<31:0>; 2343765Sgblack@eecs.umich.edu Y = resTemp<63:32>;}}); 2353765Sgblack@eecs.umich.edu 0x1B: IntOpCcRes::smulcc({{ 2362615SN/A int64_t resTemp; 2373931Ssaidi@eecs.umich.edu Rd = resTemp = sext<32>(Rs1.sdw<31:0>) * sext<32>(Rs2_or_imm13<31:0>); 2383765Sgblack@eecs.umich.edu Y = resTemp<63:32>;}}); 2392469SN/A 0x1C: subccc({{ 2405093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2415093Sgblack@eecs.umich.edu Rd = res = op1 - op2 - Ccr<0:>; 2425093Sgblack@eecs.umich.edu }}, sub=True); 2433765Sgblack@eecs.umich.edu 0x1D: IntOpCcRes::udivxcc({{ 2442615SN/A if(Rs2_or_imm13.udw == 0) fault = new DivisionByZero; 2453765Sgblack@eecs.umich.edu else Rd = Rs1.udw / Rs2_or_imm13.udw;}}); 2465093Sgblack@eecs.umich.edu 0x1E: IntOpCcRes::udivcc({{ 2476639Svince@csl.cornell.edu uint64_t resTemp; 2486639Svince@csl.cornell.edu uint32_t val2 = Rs2_or_imm13.udw; 2495093Sgblack@eecs.umich.edu int32_t overflow = 0; 2505093Sgblack@eecs.umich.edu if(val2 == 0) fault = new DivisionByZero; 2515093Sgblack@eecs.umich.edu else 2525093Sgblack@eecs.umich.edu { 2535093Sgblack@eecs.umich.edu resTemp = (uint64_t)((Y << 32) | Rs1.udw<31:0>) / val2; 2545093Sgblack@eecs.umich.edu overflow = (resTemp<63:32> != 0); 2555093Sgblack@eecs.umich.edu if(overflow) Rd = resTemp = 0xFFFFFFFF; 2565093Sgblack@eecs.umich.edu else Rd = resTemp; 2575093Sgblack@eecs.umich.edu } 2585093Sgblack@eecs.umich.edu }}, iv={{overflow}}); 2595093Sgblack@eecs.umich.edu 0x1F: IntOpCcRes::sdivcc({{ 2605093Sgblack@eecs.umich.edu int64_t val2 = Rs2_or_imm13.sdw<31:0>; 2615093Sgblack@eecs.umich.edu bool overflow = false, underflow = false; 2625093Sgblack@eecs.umich.edu if(val2 == 0) fault = new DivisionByZero; 2635093Sgblack@eecs.umich.edu else 2645093Sgblack@eecs.umich.edu { 2655093Sgblack@eecs.umich.edu Rd = (int64_t)((Y << 32) | Rs1.sdw<31:0>) / val2; 2665093Sgblack@eecs.umich.edu overflow = ((int64_t)Rd >= std::numeric_limits<int32_t>::max()); 2675093Sgblack@eecs.umich.edu underflow = ((int64_t)Rd <= std::numeric_limits<int32_t>::min()); 2685093Sgblack@eecs.umich.edu if(overflow) Rd = 0x7FFFFFFF; 2695093Sgblack@eecs.umich.edu else if(underflow) Rd = ULL(0xFFFFFFFF80000000); 2705093Sgblack@eecs.umich.edu } 2715093Sgblack@eecs.umich.edu }}, iv={{overflow || underflow}}); 2722469SN/A 0x20: taddcc({{ 2735093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2745093Sgblack@eecs.umich.edu Rd = res = Rs1 + op2; 2755093Sgblack@eecs.umich.edu }}, iv={{ 2765093Sgblack@eecs.umich.edu (op1 & mask(2)) || (op2 & mask(2)) || 2775093Sgblack@eecs.umich.edu findOverflow(32, res, op1, op2) 2785093Sgblack@eecs.umich.edu }}); 2792469SN/A 0x21: tsubcc({{ 2805093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2815093Sgblack@eecs.umich.edu Rd = res = Rs1 - op2; 2825093Sgblack@eecs.umich.edu }}, iv={{ 2835093Sgblack@eecs.umich.edu (op1 & mask(2)) || (op2 & mask(2)) || 2845093Sgblack@eecs.umich.edu findOverflow(32, res, op1, ~op2) 2855093Sgblack@eecs.umich.edu }}, sub=True); 2862469SN/A 0x22: taddcctv({{ 2875093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2885093Sgblack@eecs.umich.edu Rd = res = op1 + op2; 2895093Sgblack@eecs.umich.edu bool overflow = (op1 & mask(2)) || (op2 & mask(2)) || 2905093Sgblack@eecs.umich.edu findOverflow(32, res, op1, op2); 2915093Sgblack@eecs.umich.edu if(overflow) fault = new TagOverflow; 2925093Sgblack@eecs.umich.edu }}, iv={{overflow}}); 2932469SN/A 0x23: tsubcctv({{ 2945093Sgblack@eecs.umich.edu int64_t res, op1 = Rs1, op2 = Rs2_or_imm13; 2955093Sgblack@eecs.umich.edu Rd = res = op1 - op2; 2965093Sgblack@eecs.umich.edu bool overflow = (op1 & mask(2)) || (op2 & mask(2)) || 2975093Sgblack@eecs.umich.edu findOverflow(32, res, op1, ~op2); 2985093Sgblack@eecs.umich.edu if(overflow) fault = new TagOverflow; 2995093Sgblack@eecs.umich.edu }}, iv={{overflow}}, sub=True); 3002469SN/A 0x24: mulscc({{ 3015093Sgblack@eecs.umich.edu int32_t savedLSB = Rs1<0:>; 3024237Sgblack@eecs.umich.edu 3035093Sgblack@eecs.umich.edu //Step 1 3045093Sgblack@eecs.umich.edu int64_t multiplicand = Rs2_or_imm13; 3055093Sgblack@eecs.umich.edu //Step 2 3065093Sgblack@eecs.umich.edu int32_t partialP = Rs1<31:1> | 3075093Sgblack@eecs.umich.edu ((Ccr<3:3> ^ Ccr<1:1>) << 31); 3085093Sgblack@eecs.umich.edu //Step 3 3095093Sgblack@eecs.umich.edu int32_t added = Y<0:> ? multiplicand : 0; 3105093Sgblack@eecs.umich.edu int64_t res, op1 = partialP, op2 = added; 3115093Sgblack@eecs.umich.edu Rd = res = partialP + added; 3125093Sgblack@eecs.umich.edu //Steps 4 & 5 3135093Sgblack@eecs.umich.edu Y = Y<31:1> | (savedLSB << 31); 3145093Sgblack@eecs.umich.edu }}); 3152526SN/A } 3162526SN/A format IntOp 3172526SN/A { 3182526SN/A 0x25: decode X { 3192526SN/A 0x0: sll({{Rd = Rs1 << (I ? SHCNT32 : Rs2<4:0>);}}); 3202526SN/A 0x1: sllx({{Rd = Rs1 << (I ? SHCNT64 : Rs2<5:0>);}}); 3212469SN/A } 3222526SN/A 0x26: decode X { 3232526SN/A 0x0: srl({{Rd = Rs1.uw >> (I ? SHCNT32 : Rs2<4:0>);}}); 3242526SN/A 0x1: srlx({{Rd = Rs1.udw >> (I ? SHCNT64 : Rs2<5:0>);}}); 3252526SN/A } 3262526SN/A 0x27: decode X { 3272526SN/A 0x0: sra({{Rd = Rs1.sw >> (I ? SHCNT32 : Rs2<4:0>);}}); 3282526SN/A 0x1: srax({{Rd = Rs1.sdw >> (I ? SHCNT64 : Rs2<5:0>);}}); 3292526SN/A } 3302954Sgblack@eecs.umich.edu 0x28: decode RS1 { 3313929Ssaidi@eecs.umich.edu 0x00: NoPriv::rdy({{Rd = Y<31:0>;}}); 3323587Sgblack@eecs.umich.edu //1 should cause an illegal instruction exception 3333587Sgblack@eecs.umich.edu 0x02: NoPriv::rdccr({{Rd = Ccr;}}); 3343587Sgblack@eecs.umich.edu 0x03: NoPriv::rdasi({{Rd = Asi;}}); 3355094Sgblack@eecs.umich.edu 0x04: Priv::rdtick({{Rd = Tick;}}, {{Tick<63:>}}); 3363587Sgblack@eecs.umich.edu 0x05: NoPriv::rdpc({{ 3377720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 3383587Sgblack@eecs.umich.edu if(Pstate<3:>) 3397720Sgblack@eecs.umich.edu Rd = (pc.pc())<31:0>; 3403587Sgblack@eecs.umich.edu else 3417720Sgblack@eecs.umich.edu Rd = pc.pc(); 3427720Sgblack@eecs.umich.edu }}); 3433587Sgblack@eecs.umich.edu 0x06: NoPriv::rdfprs({{ 3443587Sgblack@eecs.umich.edu //Wait for all fpops to finish. 3453587Sgblack@eecs.umich.edu Rd = Fprs; 3463587Sgblack@eecs.umich.edu }}); 3473587Sgblack@eecs.umich.edu //7-14 should cause an illegal instruction exception 3483587Sgblack@eecs.umich.edu 0x0F: decode I { 3494040Ssaidi@eecs.umich.edu 0x0: Nop::stbar({{/*stuff*/}}, IsWriteBarrier, MemWriteOp); 3504040Ssaidi@eecs.umich.edu 0x1: Nop::membar({{/*stuff*/}}, IsMemBarrier, MemReadOp); 3512954Sgblack@eecs.umich.edu } 3523587Sgblack@eecs.umich.edu 0x10: Priv::rdpcr({{Rd = Pcr;}}); 3535094Sgblack@eecs.umich.edu 0x11: Priv::rdpic({{Rd = Pic;}}, {{Pcr<0:>}}); 3543587Sgblack@eecs.umich.edu //0x12 should cause an illegal instruction exception 3553587Sgblack@eecs.umich.edu 0x13: NoPriv::rdgsr({{ 3564010Ssaidi@eecs.umich.edu fault = checkFpEnableFault(xc); 3574010Ssaidi@eecs.umich.edu if (fault) 3584010Ssaidi@eecs.umich.edu return fault; 3594010Ssaidi@eecs.umich.edu Rd = Gsr; 3602954Sgblack@eecs.umich.edu }}); 3613587Sgblack@eecs.umich.edu //0x14-0x15 should cause an illegal instruction exception 3623587Sgblack@eecs.umich.edu 0x16: Priv::rdsoftint({{Rd = Softint;}}); 3633823Ssaidi@eecs.umich.edu 0x17: Priv::rdtick_cmpr({{Rd = TickCmpr;}}); 3645094Sgblack@eecs.umich.edu 0x18: Priv::rdstick({{Rd = Stick}}, {{Stick<63:>}}); 3653823Ssaidi@eecs.umich.edu 0x19: Priv::rdstick_cmpr({{Rd = StickCmpr;}}); 3663598Sgblack@eecs.umich.edu 0x1A: Priv::rdstrand_sts_reg({{ 3673598Sgblack@eecs.umich.edu if(Pstate<2:> && !Hpstate<2:>) 3683598Sgblack@eecs.umich.edu Rd = StrandStsReg<0:>; 3693598Sgblack@eecs.umich.edu else 3703598Sgblack@eecs.umich.edu Rd = StrandStsReg; 3713598Sgblack@eecs.umich.edu }}); 3723598Sgblack@eecs.umich.edu //0x1A is supposed to be reserved, but it reads the strand 3733598Sgblack@eecs.umich.edu //status register. 3743598Sgblack@eecs.umich.edu //0x1B-0x1F should cause an illegal instruction exception 3752954Sgblack@eecs.umich.edu } 3763587Sgblack@eecs.umich.edu 0x29: decode RS1 { 3773587Sgblack@eecs.umich.edu 0x00: HPriv::rdhprhpstate({{Rd = Hpstate;}}); 3785094Sgblack@eecs.umich.edu 0x01: HPriv::rdhprhtstate({{Rd = Htstate;}}, checkTl=true); 3793587Sgblack@eecs.umich.edu //0x02 should cause an illegal instruction exception 3803587Sgblack@eecs.umich.edu 0x03: HPriv::rdhprhintp({{Rd = Hintp;}}); 3813587Sgblack@eecs.umich.edu //0x04 should cause an illegal instruction exception 3823587Sgblack@eecs.umich.edu 0x05: HPriv::rdhprhtba({{Rd = Htba;}}); 3833587Sgblack@eecs.umich.edu 0x06: HPriv::rdhprhver({{Rd = Hver;}}); 3843587Sgblack@eecs.umich.edu //0x07-0x1E should cause an illegal instruction exception 3853823Ssaidi@eecs.umich.edu 0x1F: HPriv::rdhprhstick_cmpr({{Rd = HstickCmpr;}}); 3863587Sgblack@eecs.umich.edu } 3873587Sgblack@eecs.umich.edu 0x2A: decode RS1 { 3885094Sgblack@eecs.umich.edu 0x00: Priv::rdprtpc({{Rd = Tpc;}}, checkTl=true); 3895094Sgblack@eecs.umich.edu 0x01: Priv::rdprtnpc({{Rd = Tnpc;}}, checkTl=true); 3905094Sgblack@eecs.umich.edu 0x02: Priv::rdprtstate({{Rd = Tstate;}}, checkTl=true); 3915094Sgblack@eecs.umich.edu 0x03: Priv::rdprtt({{Rd = Tt;}}, checkTl=true); 3923823Ssaidi@eecs.umich.edu 0x04: Priv::rdprtick({{Rd = Tick;}}); 3933587Sgblack@eecs.umich.edu 0x05: Priv::rdprtba({{Rd = Tba;}}); 3943587Sgblack@eecs.umich.edu 0x06: Priv::rdprpstate({{Rd = Pstate;}}); 3953587Sgblack@eecs.umich.edu 0x07: Priv::rdprtl({{Rd = Tl;}}); 3963587Sgblack@eecs.umich.edu 0x08: Priv::rdprpil({{Rd = Pil;}}); 3973587Sgblack@eecs.umich.edu 0x09: Priv::rdprcwp({{Rd = Cwp;}}); 3983587Sgblack@eecs.umich.edu 0x0A: Priv::rdprcansave({{Rd = Cansave;}}); 3993587Sgblack@eecs.umich.edu 0x0B: Priv::rdprcanrestore({{Rd = Canrestore;}}); 4003587Sgblack@eecs.umich.edu 0x0C: Priv::rdprcleanwin({{Rd = Cleanwin;}}); 4013587Sgblack@eecs.umich.edu 0x0D: Priv::rdprotherwin({{Rd = Otherwin;}}); 4023587Sgblack@eecs.umich.edu 0x0E: Priv::rdprwstate({{Rd = Wstate;}}); 4033587Sgblack@eecs.umich.edu //0x0F should cause an illegal instruction exception 4043587Sgblack@eecs.umich.edu 0x10: Priv::rdprgl({{Rd = Gl;}}); 4053587Sgblack@eecs.umich.edu //0x11-0x1F should cause an illegal instruction exception 4063587Sgblack@eecs.umich.edu } 4072526SN/A 0x2B: BasicOperate::flushw({{ 4083911Ssaidi@eecs.umich.edu if(NWindows - 2 - Cansave != 0) 4092526SN/A { 4102526SN/A if(Otherwin) 4113909Ssaidi@eecs.umich.edu fault = new SpillNOther(4*Wstate<5:3>); 4122526SN/A else 4133909Ssaidi@eecs.umich.edu fault = new SpillNNormal(4*Wstate<2:0>); 4142526SN/A } 4152526SN/A }}); 4162526SN/A 0x2C: decode MOVCC3 4172469SN/A { 4187085Sgblack@eecs.umich.edu 0x0: decode CC 4197085Sgblack@eecs.umich.edu { 4207085Sgblack@eecs.umich.edu 0x0: movccfcc0({{ 4217085Sgblack@eecs.umich.edu if(passesCondition(Fsr<11:10>, COND4)) 4227085Sgblack@eecs.umich.edu Rd = Rs2_or_imm11; 4237085Sgblack@eecs.umich.edu else 4247085Sgblack@eecs.umich.edu Rd = Rd; 4257085Sgblack@eecs.umich.edu }}); 4267085Sgblack@eecs.umich.edu 0x1: movccfcc1({{ 4277085Sgblack@eecs.umich.edu if(passesCondition(Fsr<33:32>, COND4)) 4287085Sgblack@eecs.umich.edu Rd = Rs2_or_imm11; 4297085Sgblack@eecs.umich.edu else 4307085Sgblack@eecs.umich.edu Rd = Rd; 4317085Sgblack@eecs.umich.edu }}); 4327085Sgblack@eecs.umich.edu 0x2: movccfcc2({{ 4337085Sgblack@eecs.umich.edu if(passesCondition(Fsr<35:34>, COND4)) 4347085Sgblack@eecs.umich.edu Rd = Rs2_or_imm11; 4357085Sgblack@eecs.umich.edu else 4367085Sgblack@eecs.umich.edu Rd = Rd; 4377085Sgblack@eecs.umich.edu }}); 4387085Sgblack@eecs.umich.edu 0x3: movccfcc3({{ 4397085Sgblack@eecs.umich.edu if(passesCondition(Fsr<37:36>, COND4)) 4407085Sgblack@eecs.umich.edu Rd = Rs2_or_imm11; 4417085Sgblack@eecs.umich.edu else 4427085Sgblack@eecs.umich.edu Rd = Rd; 4437085Sgblack@eecs.umich.edu }}); 4447085Sgblack@eecs.umich.edu } 4452526SN/A 0x1: decode CC 4462526SN/A { 4472526SN/A 0x0: movcci({{ 4482646Ssaidi@eecs.umich.edu if(passesCondition(Ccr<3:0>, COND4)) 4492591SN/A Rd = Rs2_or_imm11; 4502591SN/A else 4512591SN/A Rd = Rd; 4522526SN/A }}); 4532526SN/A 0x2: movccx({{ 4542646Ssaidi@eecs.umich.edu if(passesCondition(Ccr<7:4>, COND4)) 4552591SN/A Rd = Rs2_or_imm11; 4562591SN/A else 4572591SN/A Rd = Rd; 4582526SN/A }}); 4592224SN/A } 4602526SN/A } 4612526SN/A 0x2D: sdivx({{ 4622615SN/A if(Rs2_or_imm13.sdw == 0) fault = new DivisionByZero; 4632615SN/A else Rd.sdw = Rs1.sdw / Rs2_or_imm13.sdw; 4642526SN/A }}); 4653941Ssaidi@eecs.umich.edu 0x2E: Trap::popc({{fault = new IllegalInstruction;}}); 4662526SN/A 0x2F: decode RCOND3 4672526SN/A { 4682615SN/A 0x1: movreq({{Rd = (Rs1.sdw == 0) ? Rs2_or_imm10 : Rd;}}); 4692615SN/A 0x2: movrle({{Rd = (Rs1.sdw <= 0) ? Rs2_or_imm10 : Rd;}}); 4702615SN/A 0x3: movrl({{Rd = (Rs1.sdw < 0) ? Rs2_or_imm10 : Rd;}}); 4712615SN/A 0x5: movrne({{Rd = (Rs1.sdw != 0) ? Rs2_or_imm10 : Rd;}}); 4722615SN/A 0x6: movrg({{Rd = (Rs1.sdw > 0) ? Rs2_or_imm10 : Rd;}}); 4732615SN/A 0x7: movrge({{Rd = (Rs1.sdw >= 0) ? Rs2_or_imm10 : Rd;}}); 4742526SN/A } 4753587Sgblack@eecs.umich.edu 0x30: decode RD { 4763929Ssaidi@eecs.umich.edu 0x00: NoPriv::wry({{Y = (Rs1 ^ Rs2_or_imm13)<31:0>;}}); 4773587Sgblack@eecs.umich.edu //0x01 should cause an illegal instruction exception 4783587Sgblack@eecs.umich.edu 0x02: NoPriv::wrccr({{Ccr = Rs1 ^ Rs2_or_imm13;}}); 4793826Ssaidi@eecs.umich.edu 0x03: NoPriv::wrasi({{Asi = Rs1 ^ Rs2_or_imm13;}}); 4803587Sgblack@eecs.umich.edu //0x04-0x05 should cause an illegal instruction exception 4813587Sgblack@eecs.umich.edu 0x06: NoPriv::wrfprs({{Fprs = Rs1 ^ Rs2_or_imm13;}}); 4823587Sgblack@eecs.umich.edu //0x07-0x0E should cause an illegal instruction exception 4833587Sgblack@eecs.umich.edu 0x0F: Trap::softreset({{fault = new SoftwareInitiatedReset;}}); 4843587Sgblack@eecs.umich.edu 0x10: Priv::wrpcr({{Pcr = Rs1 ^ Rs2_or_imm13;}}); 4855094Sgblack@eecs.umich.edu 0x11: Priv::wrpic({{Pic = Rs1 ^ Rs2_or_imm13;}}, {{Pcr<0:>}}); 4863587Sgblack@eecs.umich.edu //0x12 should cause an illegal instruction exception 4873587Sgblack@eecs.umich.edu 0x13: NoPriv::wrgsr({{ 4883587Sgblack@eecs.umich.edu if(Fprs<2:> == 0 || Pstate<4:> == 0) 4893587Sgblack@eecs.umich.edu return new FpDisabled; 4903587Sgblack@eecs.umich.edu Gsr = Rs1 ^ Rs2_or_imm13; 4913587Sgblack@eecs.umich.edu }}); 4923587Sgblack@eecs.umich.edu 0x14: Priv::wrsoftint_set({{SoftintSet = Rs1 ^ Rs2_or_imm13;}}); 4933587Sgblack@eecs.umich.edu 0x15: Priv::wrsoftint_clr({{SoftintClr = Rs1 ^ Rs2_or_imm13;}}); 4943587Sgblack@eecs.umich.edu 0x16: Priv::wrsoftint({{Softint = Rs1 ^ Rs2_or_imm13;}}); 4953823Ssaidi@eecs.umich.edu 0x17: Priv::wrtick_cmpr({{TickCmpr = Rs1 ^ Rs2_or_imm13;}}); 4963587Sgblack@eecs.umich.edu 0x18: NoPriv::wrstick({{ 4973587Sgblack@eecs.umich.edu if(!Hpstate<2:>) 4983587Sgblack@eecs.umich.edu return new IllegalInstruction; 4993823Ssaidi@eecs.umich.edu Stick = Rs1 ^ Rs2_or_imm13; 5003587Sgblack@eecs.umich.edu }}); 5013823Ssaidi@eecs.umich.edu 0x19: Priv::wrstick_cmpr({{StickCmpr = Rs1 ^ Rs2_or_imm13;}}); 5023598Sgblack@eecs.umich.edu 0x1A: Priv::wrstrand_sts_reg({{ 5033598Sgblack@eecs.umich.edu StrandStsReg = Rs1 ^ Rs2_or_imm13; 5043598Sgblack@eecs.umich.edu }}); 5053598Sgblack@eecs.umich.edu //0x1A is supposed to be reserved, but it writes the strand 5063598Sgblack@eecs.umich.edu //status register. 5073598Sgblack@eecs.umich.edu //0x1B-0x1F should cause an illegal instruction exception 5083587Sgblack@eecs.umich.edu } 5092526SN/A 0x31: decode FCN { 5103417Sgblack@eecs.umich.edu 0x0: Priv::saved({{ 5113417Sgblack@eecs.umich.edu assert(Cansave < NWindows - 2); 5123417Sgblack@eecs.umich.edu assert(Otherwin || Canrestore); 5133417Sgblack@eecs.umich.edu Cansave = Cansave + 1; 5143417Sgblack@eecs.umich.edu if(Otherwin == 0) 5153417Sgblack@eecs.umich.edu Canrestore = Canrestore - 1; 5163417Sgblack@eecs.umich.edu else 5173417Sgblack@eecs.umich.edu Otherwin = Otherwin - 1; 5183417Sgblack@eecs.umich.edu }}); 5193598Sgblack@eecs.umich.edu 0x1: Priv::restored({{ 5203417Sgblack@eecs.umich.edu assert(Cansave || Otherwin); 5213417Sgblack@eecs.umich.edu assert(Canrestore < NWindows - 2); 5223417Sgblack@eecs.umich.edu Canrestore = Canrestore + 1; 5233417Sgblack@eecs.umich.edu if(Otherwin == 0) 5243417Sgblack@eecs.umich.edu Cansave = Cansave - 1; 5253417Sgblack@eecs.umich.edu else 5263417Sgblack@eecs.umich.edu Otherwin = Otherwin - 1; 5273928Ssaidi@eecs.umich.edu 5283928Ssaidi@eecs.umich.edu if(Cleanwin < NWindows - 1) 5293928Ssaidi@eecs.umich.edu Cleanwin = Cleanwin + 1; 5303417Sgblack@eecs.umich.edu }}); 5312526SN/A } 5323587Sgblack@eecs.umich.edu 0x32: decode RD { 5335094Sgblack@eecs.umich.edu 0x00: Priv::wrprtpc( 5345094Sgblack@eecs.umich.edu {{Tpc = Rs1 ^ Rs2_or_imm13;}}, checkTl=true); 5355094Sgblack@eecs.umich.edu 0x01: Priv::wrprtnpc( 5365094Sgblack@eecs.umich.edu {{Tnpc = Rs1 ^ Rs2_or_imm13;}}, checkTl=true); 5375094Sgblack@eecs.umich.edu 0x02: Priv::wrprtstate( 5385094Sgblack@eecs.umich.edu {{Tstate = Rs1 ^ Rs2_or_imm13;}}, checkTl=true); 5395094Sgblack@eecs.umich.edu 0x03: Priv::wrprtt( 5405094Sgblack@eecs.umich.edu {{Tt = Rs1 ^ Rs2_or_imm13;}}, checkTl=true); 5413823Ssaidi@eecs.umich.edu 0x04: HPriv::wrprtick({{Tick = Rs1 ^ Rs2_or_imm13;}}); 5423587Sgblack@eecs.umich.edu 0x05: Priv::wrprtba({{Tba = Rs1 ^ Rs2_or_imm13;}}); 5433587Sgblack@eecs.umich.edu 0x06: Priv::wrprpstate({{Pstate = Rs1 ^ Rs2_or_imm13;}}); 5443587Sgblack@eecs.umich.edu 0x07: Priv::wrprtl({{ 5453587Sgblack@eecs.umich.edu if(Pstate<2:> && !Hpstate<2:>) 5463587Sgblack@eecs.umich.edu Tl = std::min<uint64_t>(Rs1 ^ Rs2_or_imm13, MaxPTL); 5473587Sgblack@eecs.umich.edu else 5483587Sgblack@eecs.umich.edu Tl = std::min<uint64_t>(Rs1 ^ Rs2_or_imm13, MaxTL); 5493587Sgblack@eecs.umich.edu }}); 5503587Sgblack@eecs.umich.edu 0x08: Priv::wrprpil({{Pil = Rs1 ^ Rs2_or_imm13;}}); 5513587Sgblack@eecs.umich.edu 0x09: Priv::wrprcwp({{Cwp = Rs1 ^ Rs2_or_imm13;}}); 5523587Sgblack@eecs.umich.edu 0x0A: Priv::wrprcansave({{Cansave = Rs1 ^ Rs2_or_imm13;}}); 5533587Sgblack@eecs.umich.edu 0x0B: Priv::wrprcanrestore({{Canrestore = Rs1 ^ Rs2_or_imm13;}}); 5543587Sgblack@eecs.umich.edu 0x0C: Priv::wrprcleanwin({{Cleanwin = Rs1 ^ Rs2_or_imm13;}}); 5553587Sgblack@eecs.umich.edu 0x0D: Priv::wrprotherwin({{Otherwin = Rs1 ^ Rs2_or_imm13;}}); 5563587Sgblack@eecs.umich.edu 0x0E: Priv::wrprwstate({{Wstate = Rs1 ^ Rs2_or_imm13;}}); 5573587Sgblack@eecs.umich.edu //0x0F should cause an illegal instruction exception 5583587Sgblack@eecs.umich.edu 0x10: Priv::wrprgl({{ 5593587Sgblack@eecs.umich.edu if(Pstate<2:> && !Hpstate<2:>) 5603587Sgblack@eecs.umich.edu Gl = std::min<uint64_t>(Rs1 ^ Rs2_or_imm13, MaxPGL); 5613587Sgblack@eecs.umich.edu else 5623587Sgblack@eecs.umich.edu Gl = std::min<uint64_t>(Rs1 ^ Rs2_or_imm13, MaxGL); 5633587Sgblack@eecs.umich.edu }}); 5643587Sgblack@eecs.umich.edu //0x11-0x1F should cause an illegal instruction exception 5653587Sgblack@eecs.umich.edu } 5663587Sgblack@eecs.umich.edu 0x33: decode RD { 5673587Sgblack@eecs.umich.edu 0x00: HPriv::wrhprhpstate({{Hpstate = Rs1 ^ Rs2_or_imm13;}}); 5685094Sgblack@eecs.umich.edu 0x01: HPriv::wrhprhtstate( 5695094Sgblack@eecs.umich.edu {{Htstate = Rs1 ^ Rs2_or_imm13;}}, checkTl=true); 5703587Sgblack@eecs.umich.edu //0x02 should cause an illegal instruction exception 5713587Sgblack@eecs.umich.edu 0x03: HPriv::wrhprhintp({{Hintp = Rs1 ^ Rs2_or_imm13;}}); 5723587Sgblack@eecs.umich.edu //0x04 should cause an illegal instruction exception 5733587Sgblack@eecs.umich.edu 0x05: HPriv::wrhprhtba({{Htba = Rs1 ^ Rs2_or_imm13;}}); 5743587Sgblack@eecs.umich.edu //0x06-0x01D should cause an illegal instruction exception 5753823Ssaidi@eecs.umich.edu 0x1F: HPriv::wrhprhstick_cmpr({{HstickCmpr = Rs1 ^ Rs2_or_imm13;}}); 5763587Sgblack@eecs.umich.edu } 5772954Sgblack@eecs.umich.edu 0x34: decode OPF{ 5784008Ssaidi@eecs.umich.edu format FpBasic{ 5795095Sgblack@eecs.umich.edu 0x01: fmovs({{Frds.uw = Frs2s.uw;}}); 5805095Sgblack@eecs.umich.edu 0x02: fmovd({{Frd.udw = Frs2.udw;}}); 5813995Sgblack@eecs.umich.edu 0x03: FpUnimpl::fmovq(); 5825095Sgblack@eecs.umich.edu 0x05: fnegs({{Frds.uw = Frs2s.uw ^ (1UL << 31);}}); 5835095Sgblack@eecs.umich.edu 0x06: fnegd({{Frd.udw = Frs2.udw ^ (1ULL << 63);}}); 5843995Sgblack@eecs.umich.edu 0x07: FpUnimpl::fnegq(); 5855095Sgblack@eecs.umich.edu 0x09: fabss({{Frds.uw = ((1UL << 31) - 1) & Frs2s.uw;}}); 5865095Sgblack@eecs.umich.edu 0x0A: fabsd({{Frd.udw = ((1ULL << 63) - 1) & Frs2.udw;}}); 5873995Sgblack@eecs.umich.edu 0x0B: FpUnimpl::fabsq(); 5883918Ssaidi@eecs.umich.edu 0x29: fsqrts({{Frds.sf = std::sqrt(Frs2s.sf);}}); 5893918Ssaidi@eecs.umich.edu 0x2A: fsqrtd({{Frd.df = std::sqrt(Frs2.df);}}); 5903995Sgblack@eecs.umich.edu 0x2B: FpUnimpl::fsqrtq(); 5913279Sgblack@eecs.umich.edu 0x41: fadds({{Frds.sf = Frs1s.sf + Frs2s.sf;}}); 5922963Sgblack@eecs.umich.edu 0x42: faddd({{Frd.df = Frs1.df + Frs2.df;}}); 5933995Sgblack@eecs.umich.edu 0x43: FpUnimpl::faddq(); 5943279Sgblack@eecs.umich.edu 0x45: fsubs({{Frds.sf = Frs1s.sf - Frs2s.sf;}}); 5954008Ssaidi@eecs.umich.edu 0x46: fsubd({{Frd.df = Frs1.df - Frs2.df; }}); 5963995Sgblack@eecs.umich.edu 0x47: FpUnimpl::fsubq(); 5973279Sgblack@eecs.umich.edu 0x49: fmuls({{Frds.sf = Frs1s.sf * Frs2s.sf;}}); 5982963Sgblack@eecs.umich.edu 0x4A: fmuld({{Frd.df = Frs1.df * Frs2.df;}}); 5993995Sgblack@eecs.umich.edu 0x4B: FpUnimpl::fmulq(); 6003279Sgblack@eecs.umich.edu 0x4D: fdivs({{Frds.sf = Frs1s.sf / Frs2s.sf;}}); 6012963Sgblack@eecs.umich.edu 0x4E: fdivd({{Frd.df = Frs1.df / Frs2.df;}}); 6023995Sgblack@eecs.umich.edu 0x4F: FpUnimpl::fdivq(); 6033279Sgblack@eecs.umich.edu 0x69: fsmuld({{Frd.df = Frs1s.sf * Frs2s.sf;}}); 6043995Sgblack@eecs.umich.edu 0x6E: FpUnimpl::fdmulq(); 6055095Sgblack@eecs.umich.edu 0x81: fstox({{Frd.sdw = static_cast<int64_t>(Frs2s.sf);}}); 6065095Sgblack@eecs.umich.edu 0x82: fdtox({{Frd.sdw = static_cast<int64_t>(Frs2.df);}}); 6073995Sgblack@eecs.umich.edu 0x83: FpUnimpl::fqtox(); 6085095Sgblack@eecs.umich.edu 0x84: fxtos({{Frds.sf = static_cast<float>(Frs2.sdw);}}); 6095095Sgblack@eecs.umich.edu 0x88: fxtod({{Frd.df = static_cast<double>(Frs2.sdw);}}); 6103995Sgblack@eecs.umich.edu 0x8C: FpUnimpl::fxtoq(); 6115095Sgblack@eecs.umich.edu 0xC4: fitos({{Frds.sf = static_cast<float>(Frs2s.sw);}}); 6123279Sgblack@eecs.umich.edu 0xC6: fdtos({{Frds.sf = Frs2.df;}}); 6133995Sgblack@eecs.umich.edu 0xC7: FpUnimpl::fqtos(); 6145095Sgblack@eecs.umich.edu 0xC8: fitod({{Frd.df = static_cast<double>(Frs2s.sw);}}); 6153279Sgblack@eecs.umich.edu 0xC9: fstod({{Frd.df = Frs2s.sf;}}); 6163995Sgblack@eecs.umich.edu 0xCB: FpUnimpl::fqtod(); 6173995Sgblack@eecs.umich.edu 0xCC: FpUnimpl::fitoq(); 6183995Sgblack@eecs.umich.edu 0xCD: FpUnimpl::fstoq(); 6193995Sgblack@eecs.umich.edu 0xCE: FpUnimpl::fdtoq(); 6202963Sgblack@eecs.umich.edu 0xD1: fstoi({{ 6214008Ssaidi@eecs.umich.edu Frds.sw = static_cast<int32_t>(Frs2s.sf); 6224008Ssaidi@eecs.umich.edu float t = Frds.sw; 6234008Ssaidi@eecs.umich.edu if (t != Frs2s.sf) 6244008Ssaidi@eecs.umich.edu Fsr = insertBits(Fsr, 4,0, 0x01); 6252963Sgblack@eecs.umich.edu }}); 6262963Sgblack@eecs.umich.edu 0xD2: fdtoi({{ 6274008Ssaidi@eecs.umich.edu Frds.sw = static_cast<int32_t>(Frs2.df); 6284008Ssaidi@eecs.umich.edu double t = Frds.sw; 6294008Ssaidi@eecs.umich.edu if (t != Frs2.df) 6304008Ssaidi@eecs.umich.edu Fsr = insertBits(Fsr, 4,0, 0x01); 6312963Sgblack@eecs.umich.edu }}); 6323995Sgblack@eecs.umich.edu 0xD3: FpUnimpl::fqtoi(); 6333941Ssaidi@eecs.umich.edu default: FailUnimpl::fpop1(); 6342963Sgblack@eecs.umich.edu } 6352954Sgblack@eecs.umich.edu } 6363992Sgblack@eecs.umich.edu 0x35: decode OPF{ 6374008Ssaidi@eecs.umich.edu format FpBasic{ 6384204Sgblack@eecs.umich.edu 0x01: fmovs_fcc0({{ 6394204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<11:10>, COND4)) 6404204Sgblack@eecs.umich.edu Frds = Frs2s; 6414204Sgblack@eecs.umich.edu else 6424204Sgblack@eecs.umich.edu Frds = Frds; 6434204Sgblack@eecs.umich.edu }}); 6444204Sgblack@eecs.umich.edu 0x02: fmovd_fcc0({{ 6454204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<11:10>, COND4)) 6464204Sgblack@eecs.umich.edu Frd = Frs2; 6474204Sgblack@eecs.umich.edu else 6484204Sgblack@eecs.umich.edu Frd = Frd; 6494204Sgblack@eecs.umich.edu }}); 6504204Sgblack@eecs.umich.edu 0x03: FpUnimpl::fmovq_fcc0(); 6514204Sgblack@eecs.umich.edu 0x25: fmovrsz({{ 6524204Sgblack@eecs.umich.edu if(Rs1 == 0) 6534204Sgblack@eecs.umich.edu Frds = Frs2s; 6544204Sgblack@eecs.umich.edu else 6554204Sgblack@eecs.umich.edu Frds = Frds; 6564204Sgblack@eecs.umich.edu }}); 6574204Sgblack@eecs.umich.edu 0x26: fmovrdz({{ 6584204Sgblack@eecs.umich.edu if(Rs1 == 0) 6594204Sgblack@eecs.umich.edu Frd = Frs2; 6604204Sgblack@eecs.umich.edu else 6614204Sgblack@eecs.umich.edu Frd = Frd; 6624204Sgblack@eecs.umich.edu }}); 6634204Sgblack@eecs.umich.edu 0x27: FpUnimpl::fmovrqz(); 6644204Sgblack@eecs.umich.edu 0x41: fmovs_fcc1({{ 6654204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<33:32>, COND4)) 6664204Sgblack@eecs.umich.edu Frds = Frs2s; 6674204Sgblack@eecs.umich.edu else 6684204Sgblack@eecs.umich.edu Frds = Frds; 6694204Sgblack@eecs.umich.edu }}); 6704204Sgblack@eecs.umich.edu 0x42: fmovd_fcc1({{ 6714204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<33:32>, COND4)) 6724204Sgblack@eecs.umich.edu Frd = Frs2; 6734204Sgblack@eecs.umich.edu else 6744204Sgblack@eecs.umich.edu Frd = Frd; 6754204Sgblack@eecs.umich.edu }}); 6764204Sgblack@eecs.umich.edu 0x43: FpUnimpl::fmovq_fcc1(); 6774204Sgblack@eecs.umich.edu 0x45: fmovrslez({{ 6784204Sgblack@eecs.umich.edu if(Rs1 <= 0) 6794204Sgblack@eecs.umich.edu Frds = Frs2s; 6804204Sgblack@eecs.umich.edu else 6814204Sgblack@eecs.umich.edu Frds = Frds; 6824204Sgblack@eecs.umich.edu }}); 6834204Sgblack@eecs.umich.edu 0x46: fmovrdlez({{ 6844204Sgblack@eecs.umich.edu if(Rs1 <= 0) 6854204Sgblack@eecs.umich.edu Frd = Frs2; 6864204Sgblack@eecs.umich.edu else 6874204Sgblack@eecs.umich.edu Frd = Frd; 6884204Sgblack@eecs.umich.edu }}); 6894204Sgblack@eecs.umich.edu 0x47: FpUnimpl::fmovrqlez(); 6903992Sgblack@eecs.umich.edu 0x51: fcmps({{ 6913992Sgblack@eecs.umich.edu uint8_t fcc; 6923998Ssaidi@eecs.umich.edu if(isnan(Frs1s) || isnan(Frs2s)) 6933992Sgblack@eecs.umich.edu fcc = 3; 6943992Sgblack@eecs.umich.edu else if(Frs1s < Frs2s) 6953992Sgblack@eecs.umich.edu fcc = 1; 6963992Sgblack@eecs.umich.edu else if(Frs1s > Frs2s) 6973992Sgblack@eecs.umich.edu fcc = 2; 6983992Sgblack@eecs.umich.edu else 6993992Sgblack@eecs.umich.edu fcc = 0; 7003992Sgblack@eecs.umich.edu uint8_t firstbit = 10; 7013992Sgblack@eecs.umich.edu if(FCMPCC) 7023992Sgblack@eecs.umich.edu firstbit = FCMPCC * 2 + 30; 7033992Sgblack@eecs.umich.edu Fsr = insertBits(Fsr, firstbit +1, firstbit, fcc); 7043992Sgblack@eecs.umich.edu }}); 7053992Sgblack@eecs.umich.edu 0x52: fcmpd({{ 7063992Sgblack@eecs.umich.edu uint8_t fcc; 7074008Ssaidi@eecs.umich.edu if(isnan(Frs1) || isnan(Frs2)) 7083992Sgblack@eecs.umich.edu fcc = 3; 7094008Ssaidi@eecs.umich.edu else if(Frs1 < Frs2) 7103992Sgblack@eecs.umich.edu fcc = 1; 7114008Ssaidi@eecs.umich.edu else if(Frs1 > Frs2) 7123992Sgblack@eecs.umich.edu fcc = 2; 7133992Sgblack@eecs.umich.edu else 7143992Sgblack@eecs.umich.edu fcc = 0; 7153992Sgblack@eecs.umich.edu uint8_t firstbit = 10; 7163992Sgblack@eecs.umich.edu if(FCMPCC) 7173992Sgblack@eecs.umich.edu firstbit = FCMPCC * 2 + 30; 7183992Sgblack@eecs.umich.edu Fsr = insertBits(Fsr, firstbit +1, firstbit, fcc); 7193992Sgblack@eecs.umich.edu }}); 7203995Sgblack@eecs.umich.edu 0x53: FpUnimpl::fcmpq(); 7213997Ssaidi@eecs.umich.edu 0x55: fcmpes({{ 7223992Sgblack@eecs.umich.edu uint8_t fcc = 0; 7233998Ssaidi@eecs.umich.edu if(isnan(Frs1s) || isnan(Frs2s)) 7243992Sgblack@eecs.umich.edu fault = new FpExceptionIEEE754; 7253992Sgblack@eecs.umich.edu if(Frs1s < Frs2s) 7263992Sgblack@eecs.umich.edu fcc = 1; 7273992Sgblack@eecs.umich.edu else if(Frs1s > Frs2s) 7283992Sgblack@eecs.umich.edu fcc = 2; 7293992Sgblack@eecs.umich.edu uint8_t firstbit = 10; 7303992Sgblack@eecs.umich.edu if(FCMPCC) 7313992Sgblack@eecs.umich.edu firstbit = FCMPCC * 2 + 30; 7323992Sgblack@eecs.umich.edu Fsr = insertBits(Fsr, firstbit +1, firstbit, fcc); 7333992Sgblack@eecs.umich.edu }}); 7343997Ssaidi@eecs.umich.edu 0x56: fcmped({{ 7353992Sgblack@eecs.umich.edu uint8_t fcc = 0; 7364008Ssaidi@eecs.umich.edu if(isnan(Frs1) || isnan(Frs2)) 7373992Sgblack@eecs.umich.edu fault = new FpExceptionIEEE754; 7384008Ssaidi@eecs.umich.edu if(Frs1 < Frs2) 7393992Sgblack@eecs.umich.edu fcc = 1; 7404008Ssaidi@eecs.umich.edu else if(Frs1 > Frs2) 7413992Sgblack@eecs.umich.edu fcc = 2; 7423992Sgblack@eecs.umich.edu uint8_t firstbit = 10; 7433992Sgblack@eecs.umich.edu if(FCMPCC) 7443992Sgblack@eecs.umich.edu firstbit = FCMPCC * 2 + 30; 7453992Sgblack@eecs.umich.edu Fsr = insertBits(Fsr, firstbit +1, firstbit, fcc); 7463992Sgblack@eecs.umich.edu }}); 7473997Ssaidi@eecs.umich.edu 0x57: FpUnimpl::fcmpeq(); 7484204Sgblack@eecs.umich.edu 0x65: fmovrslz({{ 7494204Sgblack@eecs.umich.edu if(Rs1 < 0) 7504204Sgblack@eecs.umich.edu Frds = Frs2s; 7514204Sgblack@eecs.umich.edu else 7524204Sgblack@eecs.umich.edu Frds = Frds; 7534204Sgblack@eecs.umich.edu }}); 7544204Sgblack@eecs.umich.edu 0x66: fmovrdlz({{ 7554204Sgblack@eecs.umich.edu if(Rs1 < 0) 7564204Sgblack@eecs.umich.edu Frd = Frs2; 7574204Sgblack@eecs.umich.edu else 7584204Sgblack@eecs.umich.edu Frd = Frd; 7594204Sgblack@eecs.umich.edu }}); 7604204Sgblack@eecs.umich.edu 0x67: FpUnimpl::fmovrqlz(); 7614204Sgblack@eecs.umich.edu 0x81: fmovs_fcc2({{ 7624204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<35:34>, COND4)) 7634204Sgblack@eecs.umich.edu Frds = Frs2s; 7644204Sgblack@eecs.umich.edu else 7654204Sgblack@eecs.umich.edu Frds = Frds; 7664204Sgblack@eecs.umich.edu }}); 7674204Sgblack@eecs.umich.edu 0x82: fmovd_fcc2({{ 7684204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<35:34>, COND4)) 7694204Sgblack@eecs.umich.edu Frd = Frs2; 7704204Sgblack@eecs.umich.edu else 7714204Sgblack@eecs.umich.edu Frd = Frd; 7724204Sgblack@eecs.umich.edu }}); 7734204Sgblack@eecs.umich.edu 0x83: FpUnimpl::fmovq_fcc2(); 7744204Sgblack@eecs.umich.edu 0xA5: fmovrsnz({{ 7754204Sgblack@eecs.umich.edu if(Rs1 != 0) 7764204Sgblack@eecs.umich.edu Frds = Frs2s; 7774204Sgblack@eecs.umich.edu else 7784204Sgblack@eecs.umich.edu Frds = Frds; 7794204Sgblack@eecs.umich.edu }}); 7804204Sgblack@eecs.umich.edu 0xA6: fmovrdnz({{ 7814204Sgblack@eecs.umich.edu if(Rs1 != 0) 7824204Sgblack@eecs.umich.edu Frd = Frs2; 7834204Sgblack@eecs.umich.edu else 7844204Sgblack@eecs.umich.edu Frd = Frd; 7854204Sgblack@eecs.umich.edu }}); 7864204Sgblack@eecs.umich.edu 0xA7: FpUnimpl::fmovrqnz(); 7874204Sgblack@eecs.umich.edu 0xC1: fmovs_fcc3({{ 7884204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<37:36>, COND4)) 7894204Sgblack@eecs.umich.edu Frds = Frs2s; 7904204Sgblack@eecs.umich.edu else 7914204Sgblack@eecs.umich.edu Frds = Frds; 7924204Sgblack@eecs.umich.edu }}); 7934204Sgblack@eecs.umich.edu 0xC2: fmovd_fcc3({{ 7944204Sgblack@eecs.umich.edu if(passesFpCondition(Fsr<37:36>, COND4)) 7954204Sgblack@eecs.umich.edu Frd = Frs2; 7964204Sgblack@eecs.umich.edu else 7974204Sgblack@eecs.umich.edu Frd = Frd; 7984204Sgblack@eecs.umich.edu }}); 7994204Sgblack@eecs.umich.edu 0xC3: FpUnimpl::fmovq_fcc3(); 8004204Sgblack@eecs.umich.edu 0xC5: fmovrsgz({{ 8014204Sgblack@eecs.umich.edu if(Rs1 > 0) 8024204Sgblack@eecs.umich.edu Frds = Frs2s; 8034204Sgblack@eecs.umich.edu else 8044204Sgblack@eecs.umich.edu Frds = Frds; 8054204Sgblack@eecs.umich.edu }}); 8064204Sgblack@eecs.umich.edu 0xC6: fmovrdgz({{ 8074204Sgblack@eecs.umich.edu if(Rs1 > 0) 8084204Sgblack@eecs.umich.edu Frd = Frs2; 8094204Sgblack@eecs.umich.edu else 8104204Sgblack@eecs.umich.edu Frd = Frd; 8114204Sgblack@eecs.umich.edu }}); 8124204Sgblack@eecs.umich.edu 0xC7: FpUnimpl::fmovrqgz(); 8134204Sgblack@eecs.umich.edu 0xE5: fmovrsgez({{ 8144204Sgblack@eecs.umich.edu if(Rs1 >= 0) 8154204Sgblack@eecs.umich.edu Frds = Frs2s; 8164204Sgblack@eecs.umich.edu else 8174204Sgblack@eecs.umich.edu Frds = Frds; 8184204Sgblack@eecs.umich.edu }}); 8194204Sgblack@eecs.umich.edu 0xE6: fmovrdgez({{ 8204204Sgblack@eecs.umich.edu if(Rs1 >= 0) 8214204Sgblack@eecs.umich.edu Frd = Frs2; 8224204Sgblack@eecs.umich.edu else 8234204Sgblack@eecs.umich.edu Frd = Frd; 8244204Sgblack@eecs.umich.edu }}); 8254204Sgblack@eecs.umich.edu 0xE7: FpUnimpl::fmovrqgez(); 8264204Sgblack@eecs.umich.edu 0x101: fmovs_icc({{ 8274204Sgblack@eecs.umich.edu if(passesCondition(Ccr<3:0>, COND4)) 8284204Sgblack@eecs.umich.edu Frds = Frs2s; 8294204Sgblack@eecs.umich.edu else 8304204Sgblack@eecs.umich.edu Frds = Frds; 8314204Sgblack@eecs.umich.edu }}); 8324204Sgblack@eecs.umich.edu 0x102: fmovd_icc({{ 8334204Sgblack@eecs.umich.edu if(passesCondition(Ccr<3:0>, COND4)) 8344204Sgblack@eecs.umich.edu Frd = Frs2; 8354204Sgblack@eecs.umich.edu else 8364204Sgblack@eecs.umich.edu Frd = Frd; 8374204Sgblack@eecs.umich.edu }}); 8384204Sgblack@eecs.umich.edu 0x103: FpUnimpl::fmovq_icc(); 8394204Sgblack@eecs.umich.edu 0x181: fmovs_xcc({{ 8404204Sgblack@eecs.umich.edu if(passesCondition(Ccr<7:4>, COND4)) 8414204Sgblack@eecs.umich.edu Frds = Frs2s; 8424204Sgblack@eecs.umich.edu else 8434204Sgblack@eecs.umich.edu Frds = Frds; 8444204Sgblack@eecs.umich.edu }}); 8454204Sgblack@eecs.umich.edu 0x182: fmovd_xcc({{ 8464204Sgblack@eecs.umich.edu if(passesCondition(Ccr<7:4>, COND4)) 8474204Sgblack@eecs.umich.edu Frd = Frs2; 8484204Sgblack@eecs.umich.edu else 8494204Sgblack@eecs.umich.edu Frd = Frd; 8504204Sgblack@eecs.umich.edu }}); 8514204Sgblack@eecs.umich.edu 0x183: FpUnimpl::fmovq_xcc(); 8523992Sgblack@eecs.umich.edu default: FailUnimpl::fpop2(); 8533992Sgblack@eecs.umich.edu } 8543992Sgblack@eecs.umich.edu } 8552954Sgblack@eecs.umich.edu //This used to be just impdep1, but now it's a whole bunch 8562954Sgblack@eecs.umich.edu //of instructions 8572954Sgblack@eecs.umich.edu 0x36: decode OPF{ 8583941Ssaidi@eecs.umich.edu 0x00: FailUnimpl::edge8(); 8593941Ssaidi@eecs.umich.edu 0x01: FailUnimpl::edge8n(); 8603941Ssaidi@eecs.umich.edu 0x02: FailUnimpl::edge8l(); 8613941Ssaidi@eecs.umich.edu 0x03: FailUnimpl::edge8ln(); 8623941Ssaidi@eecs.umich.edu 0x04: FailUnimpl::edge16(); 8633941Ssaidi@eecs.umich.edu 0x05: FailUnimpl::edge16n(); 8643941Ssaidi@eecs.umich.edu 0x06: FailUnimpl::edge16l(); 8653941Ssaidi@eecs.umich.edu 0x07: FailUnimpl::edge16ln(); 8663941Ssaidi@eecs.umich.edu 0x08: FailUnimpl::edge32(); 8673941Ssaidi@eecs.umich.edu 0x09: FailUnimpl::edge32n(); 8683941Ssaidi@eecs.umich.edu 0x0A: FailUnimpl::edge32l(); 8693941Ssaidi@eecs.umich.edu 0x0B: FailUnimpl::edge32ln(); 8703941Ssaidi@eecs.umich.edu 0x10: FailUnimpl::array8(); 8713941Ssaidi@eecs.umich.edu 0x12: FailUnimpl::array16(); 8723941Ssaidi@eecs.umich.edu 0x14: FailUnimpl::array32(); 8733042Sgblack@eecs.umich.edu 0x18: BasicOperate::alignaddr({{ 8742963Sgblack@eecs.umich.edu uint64_t sum = Rs1 + Rs2; 8753042Sgblack@eecs.umich.edu Rd = sum & ~7; 8762963Sgblack@eecs.umich.edu Gsr = (Gsr & ~7) | (sum & 7); 8772963Sgblack@eecs.umich.edu }}); 8783941Ssaidi@eecs.umich.edu 0x19: FailUnimpl::bmask(); 8792963Sgblack@eecs.umich.edu 0x1A: BasicOperate::alignaddresslittle({{ 8802963Sgblack@eecs.umich.edu uint64_t sum = Rs1 + Rs2; 8813042Sgblack@eecs.umich.edu Rd = sum & ~7; 8822963Sgblack@eecs.umich.edu Gsr = (Gsr & ~7) | ((~sum + 1) & 7); 8832963Sgblack@eecs.umich.edu }}); 8843941Ssaidi@eecs.umich.edu 0x20: FailUnimpl::fcmple16(); 8853941Ssaidi@eecs.umich.edu 0x22: FailUnimpl::fcmpne16(); 8863941Ssaidi@eecs.umich.edu 0x24: FailUnimpl::fcmple32(); 8873941Ssaidi@eecs.umich.edu 0x26: FailUnimpl::fcmpne32(); 8883941Ssaidi@eecs.umich.edu 0x28: FailUnimpl::fcmpgt16(); 8893941Ssaidi@eecs.umich.edu 0x2A: FailUnimpl::fcmpeq16(); 8903941Ssaidi@eecs.umich.edu 0x2C: FailUnimpl::fcmpgt32(); 8913941Ssaidi@eecs.umich.edu 0x2E: FailUnimpl::fcmpeq32(); 8923941Ssaidi@eecs.umich.edu 0x31: FailUnimpl::fmul8x16(); 8933941Ssaidi@eecs.umich.edu 0x33: FailUnimpl::fmul8x16au(); 8943941Ssaidi@eecs.umich.edu 0x35: FailUnimpl::fmul8x16al(); 8953941Ssaidi@eecs.umich.edu 0x36: FailUnimpl::fmul8sux16(); 8963941Ssaidi@eecs.umich.edu 0x37: FailUnimpl::fmul8ulx16(); 8973941Ssaidi@eecs.umich.edu 0x38: FailUnimpl::fmuld8sux16(); 8983941Ssaidi@eecs.umich.edu 0x39: FailUnimpl::fmuld8ulx16(); 8992954Sgblack@eecs.umich.edu 0x3A: Trap::fpack32({{fault = new IllegalInstruction;}}); 9002954Sgblack@eecs.umich.edu 0x3B: Trap::fpack16({{fault = new IllegalInstruction;}}); 9012954Sgblack@eecs.umich.edu 0x3D: Trap::fpackfix({{fault = new IllegalInstruction;}}); 9022954Sgblack@eecs.umich.edu 0x3E: Trap::pdist({{fault = new IllegalInstruction;}}); 9032963Sgblack@eecs.umich.edu 0x48: BasicOperate::faligndata({{ 9043057Sgblack@eecs.umich.edu uint64_t msbX = Frs1.udw; 9053057Sgblack@eecs.umich.edu uint64_t lsbX = Frs2.udw; 9063057Sgblack@eecs.umich.edu //Some special cases need to be split out, first 9073057Sgblack@eecs.umich.edu //because they're the most likely to be used, and 9083057Sgblack@eecs.umich.edu //second because otherwise, we end up shifting by 9093057Sgblack@eecs.umich.edu //greater than the width of the type being shifted, 9103057Sgblack@eecs.umich.edu //namely 64, which produces undefined results according 9113057Sgblack@eecs.umich.edu //to the C standard. 9123057Sgblack@eecs.umich.edu switch(Gsr<2:0>) 9133057Sgblack@eecs.umich.edu { 9143057Sgblack@eecs.umich.edu case 0: 9153057Sgblack@eecs.umich.edu Frd.udw = msbX; 9163057Sgblack@eecs.umich.edu break; 9173057Sgblack@eecs.umich.edu case 8: 9183057Sgblack@eecs.umich.edu Frd.udw = lsbX; 9193057Sgblack@eecs.umich.edu break; 9203057Sgblack@eecs.umich.edu default: 9213057Sgblack@eecs.umich.edu uint64_t msbShift = Gsr<2:0> * 8; 9223057Sgblack@eecs.umich.edu uint64_t lsbShift = (8 - Gsr<2:0>) * 8; 9233057Sgblack@eecs.umich.edu uint64_t msbMask = ((uint64_t)(-1)) >> msbShift; 9243057Sgblack@eecs.umich.edu uint64_t lsbMask = ((uint64_t)(-1)) << lsbShift; 9253057Sgblack@eecs.umich.edu Frd.udw = ((msbX & msbMask) << msbShift) | 9263057Sgblack@eecs.umich.edu ((lsbX & lsbMask) >> lsbShift); 9273057Sgblack@eecs.umich.edu } 9282963Sgblack@eecs.umich.edu }}); 9292954Sgblack@eecs.umich.edu 0x4B: Trap::fpmerge({{fault = new IllegalInstruction;}}); 9303941Ssaidi@eecs.umich.edu 0x4C: FailUnimpl::bshuffle(); 9313941Ssaidi@eecs.umich.edu 0x4D: FailUnimpl::fexpand(); 9323941Ssaidi@eecs.umich.edu 0x50: FailUnimpl::fpadd16(); 9333941Ssaidi@eecs.umich.edu 0x51: FailUnimpl::fpadd16s(); 9343941Ssaidi@eecs.umich.edu 0x52: FailUnimpl::fpadd32(); 9353941Ssaidi@eecs.umich.edu 0x53: FailUnimpl::fpadd32s(); 9363941Ssaidi@eecs.umich.edu 0x54: FailUnimpl::fpsub16(); 9373941Ssaidi@eecs.umich.edu 0x55: FailUnimpl::fpsub16s(); 9383941Ssaidi@eecs.umich.edu 0x56: FailUnimpl::fpsub32(); 9393941Ssaidi@eecs.umich.edu 0x57: FailUnimpl::fpsub32s(); 9404008Ssaidi@eecs.umich.edu 0x60: FpBasic::fzero({{Frd.df = 0;}}); 9414008Ssaidi@eecs.umich.edu 0x61: FpBasic::fzeros({{Frds.sf = 0;}}); 9423941Ssaidi@eecs.umich.edu 0x62: FailUnimpl::fnor(); 9433941Ssaidi@eecs.umich.edu 0x63: FailUnimpl::fnors(); 9443941Ssaidi@eecs.umich.edu 0x64: FailUnimpl::fandnot2(); 9453941Ssaidi@eecs.umich.edu 0x65: FailUnimpl::fandnot2s(); 9464008Ssaidi@eecs.umich.edu 0x66: FpBasic::fnot2({{ 9472963Sgblack@eecs.umich.edu Frd.df = (double)(~((uint64_t)Frs2.df)); 9482963Sgblack@eecs.umich.edu }}); 9494008Ssaidi@eecs.umich.edu 0x67: FpBasic::fnot2s({{ 9503279Sgblack@eecs.umich.edu Frds.sf = (float)(~((uint32_t)Frs2s.sf)); 9512963Sgblack@eecs.umich.edu }}); 9523941Ssaidi@eecs.umich.edu 0x68: FailUnimpl::fandnot1(); 9533941Ssaidi@eecs.umich.edu 0x69: FailUnimpl::fandnot1s(); 9544008Ssaidi@eecs.umich.edu 0x6A: FpBasic::fnot1({{ 9552963Sgblack@eecs.umich.edu Frd.df = (double)(~((uint64_t)Frs1.df)); 9562963Sgblack@eecs.umich.edu }}); 9574008Ssaidi@eecs.umich.edu 0x6B: FpBasic::fnot1s({{ 9583279Sgblack@eecs.umich.edu Frds.sf = (float)(~((uint32_t)Frs1s.sf)); 9592963Sgblack@eecs.umich.edu }}); 9603941Ssaidi@eecs.umich.edu 0x6C: FailUnimpl::fxor(); 9613941Ssaidi@eecs.umich.edu 0x6D: FailUnimpl::fxors(); 9623941Ssaidi@eecs.umich.edu 0x6E: FailUnimpl::fnand(); 9633941Ssaidi@eecs.umich.edu 0x6F: FailUnimpl::fnands(); 9643941Ssaidi@eecs.umich.edu 0x70: FailUnimpl::fand(); 9653941Ssaidi@eecs.umich.edu 0x71: FailUnimpl::fands(); 9663941Ssaidi@eecs.umich.edu 0x72: FailUnimpl::fxnor(); 9673941Ssaidi@eecs.umich.edu 0x73: FailUnimpl::fxnors(); 9684008Ssaidi@eecs.umich.edu 0x74: FpBasic::fsrc1({{Frd.udw = Frs1.udw;}}); 9694008Ssaidi@eecs.umich.edu 0x75: FpBasic::fsrc1s({{Frds.uw = Frs1s.uw;}}); 9703941Ssaidi@eecs.umich.edu 0x76: FailUnimpl::fornot2(); 9713941Ssaidi@eecs.umich.edu 0x77: FailUnimpl::fornot2s(); 9724008Ssaidi@eecs.umich.edu 0x78: FpBasic::fsrc2({{Frd.udw = Frs2.udw;}}); 9734008Ssaidi@eecs.umich.edu 0x79: FpBasic::fsrc2s({{Frds.uw = Frs2s.uw;}}); 9743941Ssaidi@eecs.umich.edu 0x7A: FailUnimpl::fornot1(); 9753941Ssaidi@eecs.umich.edu 0x7B: FailUnimpl::fornot1s(); 9763941Ssaidi@eecs.umich.edu 0x7C: FailUnimpl::for(); 9773941Ssaidi@eecs.umich.edu 0x7D: FailUnimpl::fors(); 9784008Ssaidi@eecs.umich.edu 0x7E: FpBasic::fone({{Frd.udw = std::numeric_limits<uint64_t>::max();}}); 9794008Ssaidi@eecs.umich.edu 0x7F: FpBasic::fones({{Frds.uw = std::numeric_limits<uint32_t>::max();}}); 9802954Sgblack@eecs.umich.edu 0x80: Trap::shutdown({{fault = new IllegalInstruction;}}); 9813941Ssaidi@eecs.umich.edu 0x81: FailUnimpl::siam(); 9822954Sgblack@eecs.umich.edu } 9834090Ssaidi@eecs.umich.edu // M5 special opcodes use the reserved IMPDEP2A opcode space 9844090Ssaidi@eecs.umich.edu 0x37: decode M5FUNC { 9854096Sgblack@eecs.umich.edu#if FULL_SYSTEM 9864113Sgblack@eecs.umich.edu format BasicOperate { 9874113Sgblack@eecs.umich.edu // we have 7 bits of space here to play with... 9884113Sgblack@eecs.umich.edu 0x21: m5exit({{PseudoInst::m5exit(xc->tcBase(), O0); 9894113Sgblack@eecs.umich.edu }}, No_OpClass, IsNonSpeculative); 9904113Sgblack@eecs.umich.edu 0x50: m5readfile({{ 9914113Sgblack@eecs.umich.edu O0 = PseudoInst::readfile(xc->tcBase(), O0, O1, O2); 9924113Sgblack@eecs.umich.edu }}, IsNonSpeculative); 9934113Sgblack@eecs.umich.edu 0x51: m5break({{PseudoInst::debugbreak(xc->tcBase()); 9944113Sgblack@eecs.umich.edu }}, IsNonSpeculative); 9954113Sgblack@eecs.umich.edu 0x54: m5panic({{ 9967720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 9977720Sgblack@eecs.umich.edu panic("M5 panic instruction called at pc=%#x.", pc.pc()); 9984113Sgblack@eecs.umich.edu }}, No_OpClass, IsNonSpeculative); 9994113Sgblack@eecs.umich.edu } 10004096Sgblack@eecs.umich.edu#endif 10014096Sgblack@eecs.umich.edu default: Trap::impdep2({{fault = new IllegalInstruction;}}); 10024090Ssaidi@eecs.umich.edu } 10032526SN/A 0x38: Branch::jmpl({{ 10042526SN/A Addr target = Rs1 + Rs2_or_imm13; 10052526SN/A if(target & 0x3) 10062526SN/A fault = new MemAddressNotAligned; 10072526SN/A else 10082526SN/A { 10097720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 10103928Ssaidi@eecs.umich.edu if (Pstate<3:>) 10117720Sgblack@eecs.umich.edu Rd = (pc.pc())<31:0>; 10123928Ssaidi@eecs.umich.edu else 10137720Sgblack@eecs.umich.edu Rd = pc.pc(); 10147720Sgblack@eecs.umich.edu pc.nnpc(target); 10157720Sgblack@eecs.umich.edu PCS = pc; 10162526SN/A } 10172526SN/A }}); 10182526SN/A 0x39: Branch::return({{ 10192526SN/A Addr target = Rs1 + Rs2_or_imm13; 10202561SN/A if(fault == NoFault) 10212561SN/A { 10223765Sgblack@eecs.umich.edu //Check for fills which are higher priority than alignment 10233765Sgblack@eecs.umich.edu //faults. 10242561SN/A if(Canrestore == 0) 10252561SN/A { 10262561SN/A if(Otherwin) 10273909Ssaidi@eecs.umich.edu fault = new FillNOther(4*Wstate<5:3>); 10282561SN/A else 10293909Ssaidi@eecs.umich.edu fault = new FillNNormal(4*Wstate<2:0>); 10302561SN/A } 10313765Sgblack@eecs.umich.edu //Check for alignment faults 10323765Sgblack@eecs.umich.edu else if(target & 0x3) 10333765Sgblack@eecs.umich.edu fault = new MemAddressNotAligned; 10342561SN/A else 10352561SN/A { 10367720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 10377720Sgblack@eecs.umich.edu pc.nnpc(target); 10387720Sgblack@eecs.umich.edu PCS = pc; 10393417Sgblack@eecs.umich.edu Cwp = (Cwp - 1 + NWindows) % NWindows; 10402561SN/A Cansave = Cansave + 1; 10412561SN/A Canrestore = Canrestore - 1; 10422561SN/A } 10432561SN/A } 10442526SN/A }}); 10452526SN/A 0x3A: decode CC 10462526SN/A { 10472526SN/A 0x0: Trap::tcci({{ 10482646Ssaidi@eecs.umich.edu if(passesCondition(Ccr<3:0>, COND2)) 10492561SN/A { 10502561SN/A int lTrapNum = I ? (Rs1 + SW_TRAP) : (Rs1 + Rs2); 10512561SN/A DPRINTF(Sparc, "The trap number is %d\n", lTrapNum); 10523531Sgblack@eecs.umich.edu fault = new TrapInstruction(lTrapNum); 10532561SN/A } 10544828Sgblack@eecs.umich.edu }}, IsSerializeAfter, IsNonSpeculative, IsSyscall); 10552526SN/A 0x2: Trap::tccx({{ 10562646Ssaidi@eecs.umich.edu if(passesCondition(Ccr<7:4>, COND2)) 10572561SN/A { 10582561SN/A int lTrapNum = I ? (Rs1 + SW_TRAP) : (Rs1 + Rs2); 10592561SN/A DPRINTF(Sparc, "The trap number is %d\n", lTrapNum); 10603531Sgblack@eecs.umich.edu fault = new TrapInstruction(lTrapNum); 10612526SN/A } 10624828Sgblack@eecs.umich.edu }}, IsSerializeAfter, IsNonSpeculative, IsSyscall); 10632526SN/A } 10644090Ssaidi@eecs.umich.edu 0x3B: Nop::flush({{/*Instruction memory flush*/}}, IsWriteBarrier, 10654090Ssaidi@eecs.umich.edu MemWriteOp); 10662526SN/A 0x3C: save({{ 10672526SN/A if(Cansave == 0) 10682526SN/A { 10692526SN/A if(Otherwin) 10703909Ssaidi@eecs.umich.edu fault = new SpillNOther(4*Wstate<5:3>); 10712526SN/A else 10723909Ssaidi@eecs.umich.edu fault = new SpillNNormal(4*Wstate<2:0>); 10732526SN/A } 10742526SN/A else if(Cleanwin - Canrestore == 0) 10752526SN/A { 10762526SN/A fault = new CleanWindow; 10772526SN/A } 10782526SN/A else 10792526SN/A { 10802526SN/A Cwp = (Cwp + 1) % NWindows; 10813765Sgblack@eecs.umich.edu Rd_next = Rs1 + Rs2_or_imm13; 10822561SN/A Cansave = Cansave - 1; 10832561SN/A Canrestore = Canrestore + 1; 10842526SN/A } 10852526SN/A }}); 10862526SN/A 0x3D: restore({{ 10872526SN/A if(Canrestore == 0) 10882526SN/A { 10892526SN/A if(Otherwin) 10903909Ssaidi@eecs.umich.edu fault = new FillNOther(4*Wstate<5:3>); 10912526SN/A else 10923909Ssaidi@eecs.umich.edu fault = new FillNNormal(4*Wstate<2:0>); 10932526SN/A } 10942526SN/A else 10952526SN/A { 10963417Sgblack@eecs.umich.edu Cwp = (Cwp - 1 + NWindows) % NWindows; 10973765Sgblack@eecs.umich.edu Rd_prev = Rs1 + Rs2_or_imm13; 10982561SN/A Cansave = Cansave + 1; 10992561SN/A Canrestore = Canrestore - 1; 11002526SN/A } 11012526SN/A }}); 11022526SN/A 0x3E: decode FCN { 11032526SN/A 0x0: Priv::done({{ 11042646Ssaidi@eecs.umich.edu Cwp = Tstate<4:0>; 11052646Ssaidi@eecs.umich.edu Pstate = Tstate<20:8>; 11062646Ssaidi@eecs.umich.edu Asi = Tstate<31:24>; 11072646Ssaidi@eecs.umich.edu Ccr = Tstate<39:32>; 11082646Ssaidi@eecs.umich.edu Gl = Tstate<42:40>; 11093825Ssaidi@eecs.umich.edu Hpstate = Htstate; 11107720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 11117720Sgblack@eecs.umich.edu pc.npc(Tnpc); 11127720Sgblack@eecs.umich.edu pc.nnpc(Tnpc + 4); 11137720Sgblack@eecs.umich.edu PCS = pc; 11142526SN/A Tl = Tl - 1; 11155094Sgblack@eecs.umich.edu }}, checkTl=true); 11162938Sgblack@eecs.umich.edu 0x1: Priv::retry({{ 11172646Ssaidi@eecs.umich.edu Cwp = Tstate<4:0>; 11182646Ssaidi@eecs.umich.edu Pstate = Tstate<20:8>; 11192646Ssaidi@eecs.umich.edu Asi = Tstate<31:24>; 11202646Ssaidi@eecs.umich.edu Ccr = Tstate<39:32>; 11212646Ssaidi@eecs.umich.edu Gl = Tstate<42:40>; 11223826Ssaidi@eecs.umich.edu Hpstate = Htstate; 11237720Sgblack@eecs.umich.edu SparcISA::PCState pc = PCS; 11247720Sgblack@eecs.umich.edu pc.npc(Tpc); 11257720Sgblack@eecs.umich.edu pc.nnpc(Tnpc); 11267720Sgblack@eecs.umich.edu PCS = pc; 11272526SN/A Tl = Tl - 1; 11285094Sgblack@eecs.umich.edu }}, checkTl=true); 11292526SN/A } 11302526SN/A } 11312469SN/A } 11322469SN/A 0x3: decode OP3 { 11332526SN/A format Load { 11343272Sgblack@eecs.umich.edu 0x00: lduw({{Rd = Mem.uw;}}); 11353272Sgblack@eecs.umich.edu 0x01: ldub({{Rd = Mem.ub;}}); 11363272Sgblack@eecs.umich.edu 0x02: lduh({{Rd = Mem.uhw;}}); 11373835Sgblack@eecs.umich.edu 0x03: ldtw({{ 11384115Ssaidi@eecs.umich.edu RdLow = (Mem.tuw).a; 11394115Ssaidi@eecs.umich.edu RdHigh = (Mem.tuw).b; 11403272Sgblack@eecs.umich.edu }}); 11412526SN/A } 11422526SN/A format Store { 11433272Sgblack@eecs.umich.edu 0x04: stw({{Mem.uw = Rd.sw;}}); 11443272Sgblack@eecs.umich.edu 0x05: stb({{Mem.ub = Rd.sb;}}); 11453272Sgblack@eecs.umich.edu 0x06: sth({{Mem.uhw = Rd.shw;}}); 11464224Sgblack@eecs.umich.edu 0x07: sttw({{ 11474256Sgblack@eecs.umich.edu //This temporary needs to be here so that the parser 11484256Sgblack@eecs.umich.edu //will correctly identify this instruction as a store. 11494256Sgblack@eecs.umich.edu //It's probably either the parenthesis or referencing 11504256Sgblack@eecs.umich.edu //the member variable that throws confuses it. 11514256Sgblack@eecs.umich.edu Twin32_t temp; 11524256Sgblack@eecs.umich.edu temp.a = RdLow<31:0>; 11534256Sgblack@eecs.umich.edu temp.b = RdHigh<31:0>; 11544256Sgblack@eecs.umich.edu Mem.tuw = temp; 11554224Sgblack@eecs.umich.edu }}); 11562526SN/A } 11572526SN/A format Load { 11583272Sgblack@eecs.umich.edu 0x08: ldsw({{Rd = (int32_t)Mem.sw;}}); 11593272Sgblack@eecs.umich.edu 0x09: ldsb({{Rd = (int8_t)Mem.sb;}}); 11603272Sgblack@eecs.umich.edu 0x0A: ldsh({{Rd = (int16_t)Mem.shw;}}); 11613272Sgblack@eecs.umich.edu 0x0B: ldx({{Rd = (int64_t)Mem.sdw;}}); 11622526SN/A } 11634040Ssaidi@eecs.umich.edu 0x0D: Swap::ldstub({{Mem.ub = 0xFF;}}, 11644040Ssaidi@eecs.umich.edu {{ 11654040Ssaidi@eecs.umich.edu uint8_t tmp = mem_data; 11664040Ssaidi@eecs.umich.edu Rd.ub = tmp; 11674040Ssaidi@eecs.umich.edu }}, MEM_SWAP); 11683272Sgblack@eecs.umich.edu 0x0E: Store::stx({{Mem.udw = Rd}}); 11694040Ssaidi@eecs.umich.edu 0x0F: Swap::swap({{Mem.uw = Rd.uw}}, 11704040Ssaidi@eecs.umich.edu {{ 11714040Ssaidi@eecs.umich.edu uint32_t tmp = mem_data; 11724040Ssaidi@eecs.umich.edu Rd.uw = tmp; 11734040Ssaidi@eecs.umich.edu }}, MEM_SWAP); 11743810Sgblack@eecs.umich.edu format LoadAlt { 11755096Sgblack@eecs.umich.edu 0x10: lduwa({{Rd = Mem.uw;}}); 11765096Sgblack@eecs.umich.edu 0x11: lduba({{Rd = Mem.ub;}}); 11775096Sgblack@eecs.umich.edu 0x12: lduha({{Rd = Mem.uhw;}}); 11783856Ssaidi@eecs.umich.edu 0x13: decode EXT_ASI { 11793926Ssaidi@eecs.umich.edu //ASI_LDTD_AIUP 11803926Ssaidi@eecs.umich.edu 0x22: TwinLoad::ldtx_aiup( 11814040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 11825096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 11833926Ssaidi@eecs.umich.edu //ASI_LDTD_AIUS 11843926Ssaidi@eecs.umich.edu 0x23: TwinLoad::ldtx_aius( 11854040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 11865096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 11873856Ssaidi@eecs.umich.edu //ASI_QUAD_LDD 11883856Ssaidi@eecs.umich.edu 0x24: TwinLoad::ldtx_quad_ldd( 11894040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 11905096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 11913856Ssaidi@eecs.umich.edu //ASI_LDTX_REAL 11923856Ssaidi@eecs.umich.edu 0x26: TwinLoad::ldtx_real( 11934040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 11945096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 11954040Ssaidi@eecs.umich.edu //ASI_LDTX_N 11964040Ssaidi@eecs.umich.edu 0x27: TwinLoad::ldtx_n( 11974040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 11985096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 11994040Ssaidi@eecs.umich.edu //ASI_LDTX_AIUP_L 12004040Ssaidi@eecs.umich.edu 0x2A: TwinLoad::ldtx_aiup_l( 12014040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12025096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12034040Ssaidi@eecs.umich.edu //ASI_LDTX_AIUS_L 12044040Ssaidi@eecs.umich.edu 0x2B: TwinLoad::ldtx_aius_l( 12054040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12065096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12074040Ssaidi@eecs.umich.edu //ASI_LDTX_L 12084040Ssaidi@eecs.umich.edu 0x2C: TwinLoad::ldtx_l( 12094040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12105096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12113856Ssaidi@eecs.umich.edu //ASI_LDTX_REAL_L 12123856Ssaidi@eecs.umich.edu 0x2E: TwinLoad::ldtx_real_l( 12134040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12145096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12153856Ssaidi@eecs.umich.edu //ASI_LDTX_N_L 12163856Ssaidi@eecs.umich.edu 0x2F: TwinLoad::ldtx_n_l( 12174040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12185096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12193901Ssaidi@eecs.umich.edu //ASI_LDTX_P 12203901Ssaidi@eecs.umich.edu 0xE2: TwinLoad::ldtx_p( 12214040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12225096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12233926Ssaidi@eecs.umich.edu //ASI_LDTX_S 12243926Ssaidi@eecs.umich.edu 0xE3: TwinLoad::ldtx_s( 12254040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12265096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12274040Ssaidi@eecs.umich.edu //ASI_LDTX_PL 12284040Ssaidi@eecs.umich.edu 0xEA: TwinLoad::ldtx_pl( 12294040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12305096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12314040Ssaidi@eecs.umich.edu //ASI_LDTX_SL 12324040Ssaidi@eecs.umich.edu 0xEB: TwinLoad::ldtx_sl( 12334040Ssaidi@eecs.umich.edu {{RdLow.udw = (Mem.tudw).a; 12345096Sgblack@eecs.umich.edu RdHigh.udw = (Mem.tudw).b;}}); 12353856Ssaidi@eecs.umich.edu default: ldtwa({{ 12364115Ssaidi@eecs.umich.edu RdLow = (Mem.tuw).a; 12375096Sgblack@eecs.umich.edu RdHigh = (Mem.tuw).b;}}); 12383856Ssaidi@eecs.umich.edu } 12392526SN/A } 12403810Sgblack@eecs.umich.edu format StoreAlt { 12415096Sgblack@eecs.umich.edu 0x14: stwa({{Mem.uw = Rd;}}); 12425096Sgblack@eecs.umich.edu 0x15: stba({{Mem.ub = Rd;}}); 12435096Sgblack@eecs.umich.edu 0x16: stha({{Mem.uhw = Rd;}}); 12444224Sgblack@eecs.umich.edu 0x17: sttwa({{ 12454256Sgblack@eecs.umich.edu //This temporary needs to be here so that the parser 12464256Sgblack@eecs.umich.edu //will correctly identify this instruction as a store. 12474256Sgblack@eecs.umich.edu //It's probably either the parenthesis or referencing 12484256Sgblack@eecs.umich.edu //the member variable that throws confuses it. 12494256Sgblack@eecs.umich.edu Twin32_t temp; 12504256Sgblack@eecs.umich.edu temp.a = RdLow<31:0>; 12514256Sgblack@eecs.umich.edu temp.b = RdHigh<31:0>; 12524256Sgblack@eecs.umich.edu Mem.tuw = temp; 12535096Sgblack@eecs.umich.edu }}); 12542526SN/A } 12553810Sgblack@eecs.umich.edu format LoadAlt { 12565096Sgblack@eecs.umich.edu 0x18: ldswa({{Rd = (int32_t)Mem.sw;}}); 12575096Sgblack@eecs.umich.edu 0x19: ldsba({{Rd = (int8_t)Mem.sb;}}); 12585096Sgblack@eecs.umich.edu 0x1A: ldsha({{Rd = (int16_t)Mem.shw;}}); 12595096Sgblack@eecs.umich.edu 0x1B: ldxa({{Rd = (int64_t)Mem.sdw;}}); 12602526SN/A } 12614040Ssaidi@eecs.umich.edu 0x1D: SwapAlt::ldstuba({{Mem.ub = 0xFF;}}, 12624040Ssaidi@eecs.umich.edu {{ 12634040Ssaidi@eecs.umich.edu uint8_t tmp = mem_data; 12644040Ssaidi@eecs.umich.edu Rd.ub = tmp; 12655096Sgblack@eecs.umich.edu }}, MEM_SWAP); 12665096Sgblack@eecs.umich.edu 0x1E: StoreAlt::stxa({{Mem.udw = Rd}}); 12674040Ssaidi@eecs.umich.edu 0x1F: SwapAlt::swapa({{Mem.uw = Rd.uw}}, 12684040Ssaidi@eecs.umich.edu {{ 12694040Ssaidi@eecs.umich.edu uint32_t tmp = mem_data; 12704040Ssaidi@eecs.umich.edu Rd.uw = tmp; 12715096Sgblack@eecs.umich.edu }}, MEM_SWAP); 12724040Ssaidi@eecs.umich.edu 12732526SN/A format Trap { 12743931Ssaidi@eecs.umich.edu 0x20: Load::ldf({{Frds.uw = Mem.uw;}}); 12754008Ssaidi@eecs.umich.edu 0x21: decode RD { 12764011Ssaidi@eecs.umich.edu 0x0: Load::ldfsr({{fault = checkFpEnableFault(xc); 12774011Ssaidi@eecs.umich.edu if (fault) 12784011Ssaidi@eecs.umich.edu return fault; 12794011Ssaidi@eecs.umich.edu Fsr = Mem.uw | Fsr<63:32>;}}); 12804011Ssaidi@eecs.umich.edu 0x1: Load::ldxfsr({{fault = checkFpEnableFault(xc); 12814011Ssaidi@eecs.umich.edu if (fault) 12824011Ssaidi@eecs.umich.edu return fault; 12834011Ssaidi@eecs.umich.edu Fsr = Mem.udw;}}); 12844008Ssaidi@eecs.umich.edu default: FailUnimpl::ldfsrOther(); 12852469SN/A } 12862526SN/A 0x22: ldqf({{fault = new FpDisabled;}}); 12873272Sgblack@eecs.umich.edu 0x23: Load::lddf({{Frd.udw = Mem.udw;}}); 12883931Ssaidi@eecs.umich.edu 0x24: Store::stf({{Mem.uw = Frds.uw;}}); 12894008Ssaidi@eecs.umich.edu 0x25: decode RD { 12905893Sgblack@eecs.umich.edu 0x0: StoreFsr::stfsr({{fault = checkFpEnableFault(xc); 12915893Sgblack@eecs.umich.edu if (fault) 12925893Sgblack@eecs.umich.edu return fault; 12935893Sgblack@eecs.umich.edu Mem.uw = Fsr<31:0>;}}); 12945893Sgblack@eecs.umich.edu 0x1: StoreFsr::stxfsr({{fault = checkFpEnableFault(xc); 12955893Sgblack@eecs.umich.edu if (fault) 12965893Sgblack@eecs.umich.edu return fault; 12975893Sgblack@eecs.umich.edu Mem.udw = Fsr;}}); 12984008Ssaidi@eecs.umich.edu default: FailUnimpl::stfsrOther(); 12992526SN/A } 13002526SN/A 0x26: stqf({{fault = new FpDisabled;}}); 13013272Sgblack@eecs.umich.edu 0x27: Store::stdf({{Mem.udw = Frd.udw;}}); 13022526SN/A 0x2D: Nop::prefetch({{ }}); 13035096Sgblack@eecs.umich.edu 0x30: LoadAlt::ldfa({{Frds.uw = Mem.uw;}}); 13042526SN/A 0x32: ldqfa({{fault = new FpDisabled;}}); 13053272Sgblack@eecs.umich.edu format LoadAlt { 13063272Sgblack@eecs.umich.edu 0x33: decode EXT_ASI { 13073272Sgblack@eecs.umich.edu //ASI_NUCLEUS 13083272Sgblack@eecs.umich.edu 0x04: FailUnimpl::lddfa_n(); 13093272Sgblack@eecs.umich.edu //ASI_NUCLEUS_LITTLE 13103272Sgblack@eecs.umich.edu 0x0C: FailUnimpl::lddfa_nl(); 13113272Sgblack@eecs.umich.edu //ASI_AS_IF_USER_PRIMARY 13123272Sgblack@eecs.umich.edu 0x10: FailUnimpl::lddfa_aiup(); 13133272Sgblack@eecs.umich.edu //ASI_AS_IF_USER_PRIMARY_LITTLE 13143272Sgblack@eecs.umich.edu 0x18: FailUnimpl::lddfa_aiupl(); 13153272Sgblack@eecs.umich.edu //ASI_AS_IF_USER_SECONDARY 13163272Sgblack@eecs.umich.edu 0x11: FailUnimpl::lddfa_aius(); 13173272Sgblack@eecs.umich.edu //ASI_AS_IF_USER_SECONDARY_LITTLE 13183272Sgblack@eecs.umich.edu 0x19: FailUnimpl::lddfa_aiusl(); 13193272Sgblack@eecs.umich.edu //ASI_REAL 13203272Sgblack@eecs.umich.edu 0x14: FailUnimpl::lddfa_real(); 13213272Sgblack@eecs.umich.edu //ASI_REAL_LITTLE 13223272Sgblack@eecs.umich.edu 0x1C: FailUnimpl::lddfa_real_l(); 13233272Sgblack@eecs.umich.edu //ASI_REAL_IO 13243272Sgblack@eecs.umich.edu 0x15: FailUnimpl::lddfa_real_io(); 13253272Sgblack@eecs.umich.edu //ASI_REAL_IO_LITTLE 13263272Sgblack@eecs.umich.edu 0x1D: FailUnimpl::lddfa_real_io_l(); 13273272Sgblack@eecs.umich.edu //ASI_PRIMARY 13283272Sgblack@eecs.umich.edu 0x80: FailUnimpl::lddfa_p(); 13293272Sgblack@eecs.umich.edu //ASI_PRIMARY_LITTLE 13303272Sgblack@eecs.umich.edu 0x88: FailUnimpl::lddfa_pl(); 13313272Sgblack@eecs.umich.edu //ASI_SECONDARY 13323272Sgblack@eecs.umich.edu 0x81: FailUnimpl::lddfa_s(); 13333272Sgblack@eecs.umich.edu //ASI_SECONDARY_LITTLE 13343272Sgblack@eecs.umich.edu 0x89: FailUnimpl::lddfa_sl(); 13353272Sgblack@eecs.umich.edu //ASI_PRIMARY_NO_FAULT 13363272Sgblack@eecs.umich.edu 0x82: FailUnimpl::lddfa_pnf(); 13373272Sgblack@eecs.umich.edu //ASI_PRIMARY_NO_FAULT_LITTLE 13383272Sgblack@eecs.umich.edu 0x8A: FailUnimpl::lddfa_pnfl(); 13393272Sgblack@eecs.umich.edu //ASI_SECONDARY_NO_FAULT 13403272Sgblack@eecs.umich.edu 0x83: FailUnimpl::lddfa_snf(); 13413272Sgblack@eecs.umich.edu //ASI_SECONDARY_NO_FAULT_LITTLE 13423272Sgblack@eecs.umich.edu 0x8B: FailUnimpl::lddfa_snfl(); 13433272Sgblack@eecs.umich.edu 13443272Sgblack@eecs.umich.edu format BlockLoad { 13453272Sgblack@eecs.umich.edu // LDBLOCKF 13463272Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_PRIMARY 13473272Sgblack@eecs.umich.edu 0x16: FailUnimpl::ldblockf_aiup(); 13483272Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_SECONDARY 13493272Sgblack@eecs.umich.edu 0x17: FailUnimpl::ldblockf_aius(); 13503272Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_PRIMARY_LITTLE 13513272Sgblack@eecs.umich.edu 0x1E: FailUnimpl::ldblockf_aiupl(); 13523272Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_SECONDARY_LITTLE 13533272Sgblack@eecs.umich.edu 0x1F: FailUnimpl::ldblockf_aiusl(); 13543272Sgblack@eecs.umich.edu //ASI_BLOCK_PRIMARY 13555096Sgblack@eecs.umich.edu 0xF0: ldblockf_p({{Frd_N.udw = Mem.udw;}}); 13563272Sgblack@eecs.umich.edu //ASI_BLOCK_SECONDARY 13573272Sgblack@eecs.umich.edu 0xF1: FailUnimpl::ldblockf_s(); 13583272Sgblack@eecs.umich.edu //ASI_BLOCK_PRIMARY_LITTLE 13593272Sgblack@eecs.umich.edu 0xF8: FailUnimpl::ldblockf_pl(); 13603272Sgblack@eecs.umich.edu //ASI_BLOCK_SECONDARY_LITTLE 13613272Sgblack@eecs.umich.edu 0xF9: FailUnimpl::ldblockf_sl(); 13623272Sgblack@eecs.umich.edu } 13633272Sgblack@eecs.umich.edu 13643272Sgblack@eecs.umich.edu //LDSHORTF 13653272Sgblack@eecs.umich.edu //ASI_FL8_PRIMARY 13663272Sgblack@eecs.umich.edu 0xD0: FailUnimpl::ldshortf_8p(); 13673272Sgblack@eecs.umich.edu //ASI_FL8_SECONDARY 13683272Sgblack@eecs.umich.edu 0xD1: FailUnimpl::ldshortf_8s(); 13693272Sgblack@eecs.umich.edu //ASI_FL8_PRIMARY_LITTLE 13703272Sgblack@eecs.umich.edu 0xD8: FailUnimpl::ldshortf_8pl(); 13713272Sgblack@eecs.umich.edu //ASI_FL8_SECONDARY_LITTLE 13723272Sgblack@eecs.umich.edu 0xD9: FailUnimpl::ldshortf_8sl(); 13733272Sgblack@eecs.umich.edu //ASI_FL16_PRIMARY 13743272Sgblack@eecs.umich.edu 0xD2: FailUnimpl::ldshortf_16p(); 13753272Sgblack@eecs.umich.edu //ASI_FL16_SECONDARY 13763272Sgblack@eecs.umich.edu 0xD3: FailUnimpl::ldshortf_16s(); 13773272Sgblack@eecs.umich.edu //ASI_FL16_PRIMARY_LITTLE 13783272Sgblack@eecs.umich.edu 0xDA: FailUnimpl::ldshortf_16pl(); 13793272Sgblack@eecs.umich.edu //ASI_FL16_SECONDARY_LITTLE 13803272Sgblack@eecs.umich.edu 0xDB: FailUnimpl::ldshortf_16sl(); 13813272Sgblack@eecs.umich.edu //Not an ASI which is legal with lddfa 13823378Sgblack@eecs.umich.edu default: Trap::lddfa_bad_asi( 13833378Sgblack@eecs.umich.edu {{fault = new DataAccessException;}}); 13843272Sgblack@eecs.umich.edu } 13853272Sgblack@eecs.umich.edu } 13863931Ssaidi@eecs.umich.edu 0x34: Store::stfa({{Mem.uw = Frds.uw;}}); 13872954Sgblack@eecs.umich.edu 0x36: stqfa({{fault = new FpDisabled;}}); 13883378Sgblack@eecs.umich.edu format StoreAlt { 13893378Sgblack@eecs.umich.edu 0x37: decode EXT_ASI { 13903378Sgblack@eecs.umich.edu //ASI_NUCLEUS 13913378Sgblack@eecs.umich.edu 0x04: FailUnimpl::stdfa_n(); 13923378Sgblack@eecs.umich.edu //ASI_NUCLEUS_LITTLE 13933378Sgblack@eecs.umich.edu 0x0C: FailUnimpl::stdfa_nl(); 13943378Sgblack@eecs.umich.edu //ASI_AS_IF_USER_PRIMARY 13953378Sgblack@eecs.umich.edu 0x10: FailUnimpl::stdfa_aiup(); 13963378Sgblack@eecs.umich.edu //ASI_AS_IF_USER_PRIMARY_LITTLE 13973378Sgblack@eecs.umich.edu 0x18: FailUnimpl::stdfa_aiupl(); 13983378Sgblack@eecs.umich.edu //ASI_AS_IF_USER_SECONDARY 13993378Sgblack@eecs.umich.edu 0x11: FailUnimpl::stdfa_aius(); 14003378Sgblack@eecs.umich.edu //ASI_AS_IF_USER_SECONDARY_LITTLE 14013378Sgblack@eecs.umich.edu 0x19: FailUnimpl::stdfa_aiusl(); 14023378Sgblack@eecs.umich.edu //ASI_REAL 14033378Sgblack@eecs.umich.edu 0x14: FailUnimpl::stdfa_real(); 14043378Sgblack@eecs.umich.edu //ASI_REAL_LITTLE 14053378Sgblack@eecs.umich.edu 0x1C: FailUnimpl::stdfa_real_l(); 14063378Sgblack@eecs.umich.edu //ASI_REAL_IO 14073378Sgblack@eecs.umich.edu 0x15: FailUnimpl::stdfa_real_io(); 14083378Sgblack@eecs.umich.edu //ASI_REAL_IO_LITTLE 14093378Sgblack@eecs.umich.edu 0x1D: FailUnimpl::stdfa_real_io_l(); 14103378Sgblack@eecs.umich.edu //ASI_PRIMARY 14113378Sgblack@eecs.umich.edu 0x80: FailUnimpl::stdfa_p(); 14123378Sgblack@eecs.umich.edu //ASI_PRIMARY_LITTLE 14133378Sgblack@eecs.umich.edu 0x88: FailUnimpl::stdfa_pl(); 14143378Sgblack@eecs.umich.edu //ASI_SECONDARY 14153378Sgblack@eecs.umich.edu 0x81: FailUnimpl::stdfa_s(); 14163378Sgblack@eecs.umich.edu //ASI_SECONDARY_LITTLE 14173378Sgblack@eecs.umich.edu 0x89: FailUnimpl::stdfa_sl(); 14183378Sgblack@eecs.umich.edu //ASI_PRIMARY_NO_FAULT 14193378Sgblack@eecs.umich.edu 0x82: FailUnimpl::stdfa_pnf(); 14203378Sgblack@eecs.umich.edu //ASI_PRIMARY_NO_FAULT_LITTLE 14213378Sgblack@eecs.umich.edu 0x8A: FailUnimpl::stdfa_pnfl(); 14223378Sgblack@eecs.umich.edu //ASI_SECONDARY_NO_FAULT 14233378Sgblack@eecs.umich.edu 0x83: FailUnimpl::stdfa_snf(); 14243378Sgblack@eecs.umich.edu //ASI_SECONDARY_NO_FAULT_LITTLE 14253378Sgblack@eecs.umich.edu 0x8B: FailUnimpl::stdfa_snfl(); 14263378Sgblack@eecs.umich.edu 14273378Sgblack@eecs.umich.edu format BlockStore { 14283378Sgblack@eecs.umich.edu // STBLOCKF 14293378Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_PRIMARY 14303378Sgblack@eecs.umich.edu 0x16: FailUnimpl::stblockf_aiup(); 14313378Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_SECONDARY 14323378Sgblack@eecs.umich.edu 0x17: FailUnimpl::stblockf_aius(); 14333378Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_PRIMARY_LITTLE 14343378Sgblack@eecs.umich.edu 0x1E: FailUnimpl::stblockf_aiupl(); 14353378Sgblack@eecs.umich.edu //ASI_BLOCK_AS_IF_USER_SECONDARY_LITTLE 14363378Sgblack@eecs.umich.edu 0x1F: FailUnimpl::stblockf_aiusl(); 14373378Sgblack@eecs.umich.edu //ASI_BLOCK_PRIMARY 14385096Sgblack@eecs.umich.edu 0xF0: stblockf_p({{Mem.udw = Frd_N.udw;}}); 14393378Sgblack@eecs.umich.edu //ASI_BLOCK_SECONDARY 14403378Sgblack@eecs.umich.edu 0xF1: FailUnimpl::stblockf_s(); 14413378Sgblack@eecs.umich.edu //ASI_BLOCK_PRIMARY_LITTLE 14423378Sgblack@eecs.umich.edu 0xF8: FailUnimpl::stblockf_pl(); 14433378Sgblack@eecs.umich.edu //ASI_BLOCK_SECONDARY_LITTLE 14443378Sgblack@eecs.umich.edu 0xF9: FailUnimpl::stblockf_sl(); 14453378Sgblack@eecs.umich.edu } 14463378Sgblack@eecs.umich.edu 14473378Sgblack@eecs.umich.edu //STSHORTF 14483378Sgblack@eecs.umich.edu //ASI_FL8_PRIMARY 14493378Sgblack@eecs.umich.edu 0xD0: FailUnimpl::stshortf_8p(); 14503378Sgblack@eecs.umich.edu //ASI_FL8_SECONDARY 14513378Sgblack@eecs.umich.edu 0xD1: FailUnimpl::stshortf_8s(); 14523378Sgblack@eecs.umich.edu //ASI_FL8_PRIMARY_LITTLE 14533378Sgblack@eecs.umich.edu 0xD8: FailUnimpl::stshortf_8pl(); 14543378Sgblack@eecs.umich.edu //ASI_FL8_SECONDARY_LITTLE 14553378Sgblack@eecs.umich.edu 0xD9: FailUnimpl::stshortf_8sl(); 14563378Sgblack@eecs.umich.edu //ASI_FL16_PRIMARY 14573378Sgblack@eecs.umich.edu 0xD2: FailUnimpl::stshortf_16p(); 14583378Sgblack@eecs.umich.edu //ASI_FL16_SECONDARY 14593378Sgblack@eecs.umich.edu 0xD3: FailUnimpl::stshortf_16s(); 14603378Sgblack@eecs.umich.edu //ASI_FL16_PRIMARY_LITTLE 14613378Sgblack@eecs.umich.edu 0xDA: FailUnimpl::stshortf_16pl(); 14623378Sgblack@eecs.umich.edu //ASI_FL16_SECONDARY_LITTLE 14633378Sgblack@eecs.umich.edu 0xDB: FailUnimpl::stshortf_16sl(); 14643378Sgblack@eecs.umich.edu //Not an ASI which is legal with lddfa 14653378Sgblack@eecs.umich.edu default: Trap::stdfa_bad_asi( 14663378Sgblack@eecs.umich.edu {{fault = new DataAccessException;}}); 14673378Sgblack@eecs.umich.edu } 14683378Sgblack@eecs.umich.edu } 14694040Ssaidi@eecs.umich.edu 0x3C: CasAlt::casa({{ 14704040Ssaidi@eecs.umich.edu mem_data = htog(Rs2.uw); 14714040Ssaidi@eecs.umich.edu Mem.uw = Rd.uw;}}, 14724040Ssaidi@eecs.umich.edu {{ 14734040Ssaidi@eecs.umich.edu uint32_t tmp = mem_data; 14744040Ssaidi@eecs.umich.edu Rd.uw = tmp; 14755096Sgblack@eecs.umich.edu }}, MEM_SWAP_COND); 14762526SN/A 0x3D: Nop::prefetcha({{ }}); 14774040Ssaidi@eecs.umich.edu 0x3E: CasAlt::casxa({{mem_data = gtoh(Rs2); 14784040Ssaidi@eecs.umich.edu Mem.udw = Rd.udw; }}, 14795096Sgblack@eecs.umich.edu {{ Rd.udw = mem_data; }}, MEM_SWAP_COND); 14802526SN/A } 14812469SN/A } 14822022SN/A} 1483