isa.cc revision 11723
111723Sar4jc@virginia.edu/* 211723Sar4jc@virginia.edu * Copyright (c) 2016 RISC-V Foundation 311723Sar4jc@virginia.edu * Copyright (c) 2016 The University of Virginia 411723Sar4jc@virginia.edu * All rights reserved. 511723Sar4jc@virginia.edu * 611723Sar4jc@virginia.edu * Redistribution and use in source and binary forms, with or without 711723Sar4jc@virginia.edu * modification, are permitted provided that the following conditions are 811723Sar4jc@virginia.edu * met: redistributions of source code must retain the above copyright 911723Sar4jc@virginia.edu * notice, this list of conditions and the following disclaimer; 1011723Sar4jc@virginia.edu * redistributions in binary form must reproduce the above copyright 1111723Sar4jc@virginia.edu * notice, this list of conditions and the following disclaimer in the 1211723Sar4jc@virginia.edu * documentation and/or other materials provided with the distribution; 1311723Sar4jc@virginia.edu * neither the name of the copyright holders nor the names of its 1411723Sar4jc@virginia.edu * contributors may be used to endorse or promote products derived from 1511723Sar4jc@virginia.edu * this software without specific prior written permission. 1611723Sar4jc@virginia.edu * 1711723Sar4jc@virginia.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 1811723Sar4jc@virginia.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 1911723Sar4jc@virginia.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 2011723Sar4jc@virginia.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 2111723Sar4jc@virginia.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 2211723Sar4jc@virginia.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 2311723Sar4jc@virginia.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 2411723Sar4jc@virginia.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 2511723Sar4jc@virginia.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 2611723Sar4jc@virginia.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 2711723Sar4jc@virginia.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 2811723Sar4jc@virginia.edu * 2911723Sar4jc@virginia.edu * Authors: Alec Roelke 3011723Sar4jc@virginia.edu */ 3111723Sar4jc@virginia.edu#include "arch/riscv/isa.hh" 3211723Sar4jc@virginia.edu 3311723Sar4jc@virginia.edu#include <ctime> 3411723Sar4jc@virginia.edu#include <set> 3511723Sar4jc@virginia.edu 3611723Sar4jc@virginia.edu#include "arch/riscv/registers.hh" 3711723Sar4jc@virginia.edu#include "base/bitfield.hh" 3811723Sar4jc@virginia.edu#include "cpu/base.hh" 3911723Sar4jc@virginia.edu#include "debug/RiscvMisc.hh" 4011723Sar4jc@virginia.edu#include "params/RiscvISA.hh" 4111723Sar4jc@virginia.edu#include "sim/core.hh" 4211723Sar4jc@virginia.edu#include "sim/pseudo_inst.hh" 4311723Sar4jc@virginia.edu 4411723Sar4jc@virginia.edunamespace RiscvISA 4511723Sar4jc@virginia.edu{ 4611723Sar4jc@virginia.edu 4711723Sar4jc@virginia.edustd::map<int, std::string> ISA::miscRegNames = { 4811723Sar4jc@virginia.edu {MISCREG_FFLAGS, "fflags"}, 4911723Sar4jc@virginia.edu {MISCREG_FRM, "frm"}, 5011723Sar4jc@virginia.edu {MISCREG_FCSR, "fcsr"}, 5111723Sar4jc@virginia.edu {MISCREG_CYCLE, "cycle"}, 5211723Sar4jc@virginia.edu {MISCREG_TIME, "time"}, 5311723Sar4jc@virginia.edu {MISCREG_INSTRET, "instret"}, 5411723Sar4jc@virginia.edu {MISCREG_CYCLEH, "cycleh"}, 5511723Sar4jc@virginia.edu {MISCREG_TIMEH, "timeh"}, 5611723Sar4jc@virginia.edu {MISCREG_INSTRETH, "instreth"}, 5711723Sar4jc@virginia.edu 5811723Sar4jc@virginia.edu {MISCREG_SSTATUS, "sstatus"}, 5911723Sar4jc@virginia.edu {MISCREG_STVEC, "stvec"}, 6011723Sar4jc@virginia.edu {MISCREG_SIE, "sie"}, 6111723Sar4jc@virginia.edu {MISCREG_STIMECMP, "stimecmp"}, 6211723Sar4jc@virginia.edu {MISCREG_STIME, "stime"}, 6311723Sar4jc@virginia.edu {MISCREG_STIMEH, "stimeh"}, 6411723Sar4jc@virginia.edu {MISCREG_SSCRATCH, "sscratch"}, 6511723Sar4jc@virginia.edu {MISCREG_SEPC, "sepc"}, 6611723Sar4jc@virginia.edu {MISCREG_SCAUSE, "scause"}, 6711723Sar4jc@virginia.edu {MISCREG_SBADADDR, "sbadaddr"}, 6811723Sar4jc@virginia.edu {MISCREG_SIP, "sip"}, 6911723Sar4jc@virginia.edu {MISCREG_SPTBR, "sptbr"}, 7011723Sar4jc@virginia.edu {MISCREG_SASID, "sasid"}, 7111723Sar4jc@virginia.edu {MISCREG_CYCLEW, "cyclew"}, 7211723Sar4jc@virginia.edu {MISCREG_TIMEW, "timew"}, 7311723Sar4jc@virginia.edu {MISCREG_INSTRETW, "instretw"}, 7411723Sar4jc@virginia.edu {MISCREG_CYCLEHW, "cyclehw"}, 7511723Sar4jc@virginia.edu {MISCREG_TIMEHW, "timehw"}, 7611723Sar4jc@virginia.edu {MISCREG_INSTRETHW, "instrethw"}, 7711723Sar4jc@virginia.edu 7811723Sar4jc@virginia.edu {MISCREG_HSTATUS, "hstatus"}, 7911723Sar4jc@virginia.edu {MISCREG_HTVEC, "htvec"}, 8011723Sar4jc@virginia.edu {MISCREG_HTDELEG, "htdeleg"}, 8111723Sar4jc@virginia.edu {MISCREG_HTIMECMP, "htimecmp"}, 8211723Sar4jc@virginia.edu {MISCREG_HTIME, "htime"}, 8311723Sar4jc@virginia.edu {MISCREG_HTIMEH, "htimeh"}, 8411723Sar4jc@virginia.edu {MISCREG_HSCRATCH, "hscratch"}, 8511723Sar4jc@virginia.edu {MISCREG_HEPC, "hepc"}, 8611723Sar4jc@virginia.edu {MISCREG_HCAUSE, "hcause"}, 8711723Sar4jc@virginia.edu {MISCREG_HBADADDR, "hbadaddr"}, 8811723Sar4jc@virginia.edu {MISCREG_STIMEW, "stimew"}, 8911723Sar4jc@virginia.edu {MISCREG_STIMEHW, "stimehw"}, 9011723Sar4jc@virginia.edu 9111723Sar4jc@virginia.edu {MISCREG_MCPUID, "mcpuid"}, 9211723Sar4jc@virginia.edu {MISCREG_MIMPID, "mimpid"}, 9311723Sar4jc@virginia.edu {MISCREG_MHARTID, "mhartid"}, 9411723Sar4jc@virginia.edu {MISCREG_MSTATUS, "mstatus"}, 9511723Sar4jc@virginia.edu {MISCREG_MTVEC, "mtvec"}, 9611723Sar4jc@virginia.edu {MISCREG_MTDELEG, "mtdeleg"}, 9711723Sar4jc@virginia.edu {MISCREG_MIE, "mie"}, 9811723Sar4jc@virginia.edu {MISCREG_MTIMECMP, "mtimecmp"}, 9911723Sar4jc@virginia.edu {MISCREG_MTIME, "mtime"}, 10011723Sar4jc@virginia.edu {MISCREG_MTIMEH, "mtimeh"}, 10111723Sar4jc@virginia.edu {MISCREG_MSCRATCH, "mscratch"}, 10211723Sar4jc@virginia.edu {MISCREG_MEPC, "mepc"}, 10311723Sar4jc@virginia.edu {MISCREG_MCAUSE, "mcause"}, 10411723Sar4jc@virginia.edu {MISCREG_MBADADDR, "mbadaddr"}, 10511723Sar4jc@virginia.edu {MISCREG_MIP, "mip"}, 10611723Sar4jc@virginia.edu {MISCREG_MBASE, "mbase"}, 10711723Sar4jc@virginia.edu {MISCREG_MBOUND, "mbound"}, 10811723Sar4jc@virginia.edu {MISCREG_MIBASE, "mibase"}, 10911723Sar4jc@virginia.edu {MISCREG_MIBOUND, "mibound"}, 11011723Sar4jc@virginia.edu {MISCREG_MDBASE, "mdbase"}, 11111723Sar4jc@virginia.edu {MISCREG_MDBOUND, "mdbound"}, 11211723Sar4jc@virginia.edu {MISCREG_HTIMEW, "htimew"}, 11311723Sar4jc@virginia.edu {MISCREG_HTIMEHW, "htimehw"}, 11411723Sar4jc@virginia.edu {MISCREG_MTOHOST, "mtohost"}, 11511723Sar4jc@virginia.edu {MISCREG_MFROMHOST, "mfromhost"} 11611723Sar4jc@virginia.edu}; 11711723Sar4jc@virginia.edu 11811723Sar4jc@virginia.eduISA::ISA(Params *p) : SimObject(p) 11911723Sar4jc@virginia.edu{ 12011723Sar4jc@virginia.edu miscRegFile.resize(NumMiscRegs); 12111723Sar4jc@virginia.edu clear(); 12211723Sar4jc@virginia.edu} 12311723Sar4jc@virginia.edu 12411723Sar4jc@virginia.educonst RiscvISAParams * 12511723Sar4jc@virginia.eduISA::params() const 12611723Sar4jc@virginia.edu{ 12711723Sar4jc@virginia.edu return dynamic_cast<const Params *>(_params); 12811723Sar4jc@virginia.edu} 12911723Sar4jc@virginia.edu 13011723Sar4jc@virginia.eduvoid ISA::clear() 13111723Sar4jc@virginia.edu{ 13211723Sar4jc@virginia.edu std::fill(miscRegFile.begin(), miscRegFile.end(), 0); 13311723Sar4jc@virginia.edu} 13411723Sar4jc@virginia.edu 13511723Sar4jc@virginia.edu 13611723Sar4jc@virginia.eduMiscReg 13711723Sar4jc@virginia.eduISA::readMiscRegNoEffect(int misc_reg) const 13811723Sar4jc@virginia.edu{ 13911723Sar4jc@virginia.edu DPRINTF(RiscvMisc, "Reading CSR %s (0x%016llx).\n", miscRegNames[misc_reg], 14011723Sar4jc@virginia.edu miscRegFile[misc_reg]); 14111723Sar4jc@virginia.edu switch (misc_reg) { 14211723Sar4jc@virginia.edu case MISCREG_FFLAGS: 14311723Sar4jc@virginia.edu return bits(miscRegFile[MISCREG_FCSR], 4, 0); 14411723Sar4jc@virginia.edu case MISCREG_FRM: 14511723Sar4jc@virginia.edu return bits(miscRegFile[MISCREG_FCSR], 7, 5); 14611723Sar4jc@virginia.edu case MISCREG_FCSR: 14711723Sar4jc@virginia.edu return bits(miscRegFile[MISCREG_FCSR], 31, 0); 14811723Sar4jc@virginia.edu case MISCREG_CYCLE: 14911723Sar4jc@virginia.edu warn("Use readMiscReg to read the cycle CSR."); 15011723Sar4jc@virginia.edu return 0; 15111723Sar4jc@virginia.edu case MISCREG_TIME: 15211723Sar4jc@virginia.edu return std::time(nullptr); 15311723Sar4jc@virginia.edu case MISCREG_INSTRET: 15411723Sar4jc@virginia.edu warn("Use readMiscReg to read the instret CSR."); 15511723Sar4jc@virginia.edu return 0; 15611723Sar4jc@virginia.edu case MISCREG_CYCLEH: 15711723Sar4jc@virginia.edu warn("Use readMiscReg to read the cycleh CSR."); 15811723Sar4jc@virginia.edu return 0; 15911723Sar4jc@virginia.edu case MISCREG_TIMEH: 16011723Sar4jc@virginia.edu return std::time(nullptr) >> 32; 16111723Sar4jc@virginia.edu case MISCREG_INSTRETH: 16211723Sar4jc@virginia.edu warn("Use readMiscReg to read the instreth CSR."); 16311723Sar4jc@virginia.edu return 0; 16411723Sar4jc@virginia.edu default: 16511723Sar4jc@virginia.edu return miscRegFile[misc_reg]; 16611723Sar4jc@virginia.edu } 16711723Sar4jc@virginia.edu} 16811723Sar4jc@virginia.edu 16911723Sar4jc@virginia.eduMiscReg 17011723Sar4jc@virginia.eduISA::readMiscReg(int misc_reg, ThreadContext *tc) 17111723Sar4jc@virginia.edu{ 17211723Sar4jc@virginia.edu switch (misc_reg) { 17311723Sar4jc@virginia.edu case MISCREG_INSTRET: 17411723Sar4jc@virginia.edu DPRINTF(RiscvMisc, "Reading CSR %s (0x%016llx).\n", 17511723Sar4jc@virginia.edu miscRegNames[misc_reg], miscRegFile[misc_reg]); 17611723Sar4jc@virginia.edu return tc->getCpuPtr()->totalInsts(); 17711723Sar4jc@virginia.edu case MISCREG_CYCLE: 17811723Sar4jc@virginia.edu DPRINTF(RiscvMisc, "Reading CSR %s (0x%016llx).\n", 17911723Sar4jc@virginia.edu miscRegNames[misc_reg], miscRegFile[misc_reg]); 18011723Sar4jc@virginia.edu return tc->getCpuPtr()->curCycle(); 18111723Sar4jc@virginia.edu case MISCREG_INSTRETH: 18211723Sar4jc@virginia.edu DPRINTF(RiscvMisc, "Reading CSR %s (0x%016llx).\n", 18311723Sar4jc@virginia.edu miscRegNames[misc_reg], miscRegFile[misc_reg]); 18411723Sar4jc@virginia.edu return tc->getCpuPtr()->totalInsts() >> 32; 18511723Sar4jc@virginia.edu case MISCREG_CYCLEH: 18611723Sar4jc@virginia.edu DPRINTF(RiscvMisc, "Reading CSR %s (0x%016llx).\n", 18711723Sar4jc@virginia.edu miscRegNames[misc_reg], miscRegFile[misc_reg]); 18811723Sar4jc@virginia.edu return tc->getCpuPtr()->curCycle() >> 32; 18911723Sar4jc@virginia.edu default: 19011723Sar4jc@virginia.edu return readMiscRegNoEffect(misc_reg); 19111723Sar4jc@virginia.edu } 19211723Sar4jc@virginia.edu} 19311723Sar4jc@virginia.edu 19411723Sar4jc@virginia.eduvoid 19511723Sar4jc@virginia.eduISA::setMiscRegNoEffect(int misc_reg, const MiscReg &val) 19611723Sar4jc@virginia.edu{ 19711723Sar4jc@virginia.edu DPRINTF(RiscvMisc, "Setting CSR %s to 0x%016llx.\n", 19811723Sar4jc@virginia.edu miscRegNames[misc_reg], miscRegNames[misc_reg], val); 19911723Sar4jc@virginia.edu switch (misc_reg) { 20011723Sar4jc@virginia.edu case MISCREG_FFLAGS: 20111723Sar4jc@virginia.edu miscRegFile[MISCREG_FCSR] &= ~0x1F; 20211723Sar4jc@virginia.edu miscRegFile[MISCREG_FCSR] |= bits(val, 4, 0); 20311723Sar4jc@virginia.edu break; 20411723Sar4jc@virginia.edu case MISCREG_FRM: 20511723Sar4jc@virginia.edu miscRegFile[MISCREG_FCSR] &= ~0x70; 20611723Sar4jc@virginia.edu miscRegFile[MISCREG_FCSR] |= bits(val, 2, 0) << 5; 20711723Sar4jc@virginia.edu break; 20811723Sar4jc@virginia.edu case MISCREG_FCSR: 20911723Sar4jc@virginia.edu miscRegFile[MISCREG_FCSR] = bits(val, 7, 0); 21011723Sar4jc@virginia.edu break; 21111723Sar4jc@virginia.edu default: 21211723Sar4jc@virginia.edu miscRegFile[misc_reg] = val; 21311723Sar4jc@virginia.edu break; 21411723Sar4jc@virginia.edu } 21511723Sar4jc@virginia.edu} 21611723Sar4jc@virginia.edu 21711723Sar4jc@virginia.eduvoid 21811723Sar4jc@virginia.eduISA::setMiscReg(int misc_reg, const MiscReg &val, ThreadContext *tc) 21911723Sar4jc@virginia.edu{ 22011723Sar4jc@virginia.edu if (bits((unsigned)misc_reg, 11, 10) == 0x3) { 22111723Sar4jc@virginia.edu warn("Ignoring write to read-only CSR."); 22211723Sar4jc@virginia.edu return; 22311723Sar4jc@virginia.edu } 22411723Sar4jc@virginia.edu setMiscRegNoEffect(misc_reg, val); 22511723Sar4jc@virginia.edu} 22611723Sar4jc@virginia.edu 22711723Sar4jc@virginia.edu} 22811723Sar4jc@virginia.edu 22911723Sar4jc@virginia.eduRiscvISA::ISA * 23011723Sar4jc@virginia.eduRiscvISAParams::create() 23111723Sar4jc@virginia.edu{ 23211723Sar4jc@virginia.edu return new RiscvISA::ISA(this); 23311723Sar4jc@virginia.edu} 234