static_inst.hh revision 12309
112309Sar4jc@virginia.edu// -*- mode:c++ -*- 212309Sar4jc@virginia.edu 312309Sar4jc@virginia.edu// Copyright (c) 2015 RISC-V Foundation 412309Sar4jc@virginia.edu// Copyright (c) 2016 The University of Virginia 512309Sar4jc@virginia.edu// All rights reserved. 612309Sar4jc@virginia.edu// 712309Sar4jc@virginia.edu// Redistribution and use in source and binary forms, with or without 812309Sar4jc@virginia.edu// modification, are permitted provided that the following conditions are 912309Sar4jc@virginia.edu// met: redistributions of source code must retain the above copyright 1012309Sar4jc@virginia.edu// notice, this list of conditions and the following disclaimer; 1112309Sar4jc@virginia.edu// redistributions in binary form must reproduce the above copyright 1212309Sar4jc@virginia.edu// notice, this list of conditions and the following disclaimer in the 1312309Sar4jc@virginia.edu// documentation and/or other materials provided with the distribution; 1412309Sar4jc@virginia.edu// neither the name of the copyright holders nor the names of its 1512309Sar4jc@virginia.edu// contributors may be used to endorse or promote products derived from 1612309Sar4jc@virginia.edu// this software without specific prior written permission. 1712309Sar4jc@virginia.edu// 1812309Sar4jc@virginia.edu// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 1912309Sar4jc@virginia.edu// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 2012309Sar4jc@virginia.edu// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 2112309Sar4jc@virginia.edu// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 2212309Sar4jc@virginia.edu// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 2312309Sar4jc@virginia.edu// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 2412309Sar4jc@virginia.edu// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 2512309Sar4jc@virginia.edu// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 2612309Sar4jc@virginia.edu// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 2712309Sar4jc@virginia.edu// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 2812309Sar4jc@virginia.edu// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 2912309Sar4jc@virginia.edu// 3012309Sar4jc@virginia.edu// Authors: Maxwell Walter 3112309Sar4jc@virginia.edu// Alec Roelke 3212309Sar4jc@virginia.edu 3312309Sar4jc@virginia.edu#ifndef __ARCH_RISCV_STATIC_INST_HH__ 3412309Sar4jc@virginia.edu#define __ARCH_RISCV_STATIC_INST_HH__ 3512309Sar4jc@virginia.edu 3612309Sar4jc@virginia.edu#include <string> 3712309Sar4jc@virginia.edu 3812309Sar4jc@virginia.edu#include "arch/riscv/types.hh" 3912309Sar4jc@virginia.edu#include "cpu/exec_context.hh" 4012309Sar4jc@virginia.edu#include "cpu/static_inst.hh" 4112309Sar4jc@virginia.edu#include "mem/packet.hh" 4212309Sar4jc@virginia.edu 4312309Sar4jc@virginia.edunamespace RiscvISA 4412309Sar4jc@virginia.edu{ 4512309Sar4jc@virginia.edu 4612309Sar4jc@virginia.edu/** 4712309Sar4jc@virginia.edu * Base class for all RISC-V static instructions. 4812309Sar4jc@virginia.edu */ 4912309Sar4jc@virginia.educlass RiscvStaticInst : public StaticInst 5012309Sar4jc@virginia.edu{ 5112309Sar4jc@virginia.edu protected: 5212309Sar4jc@virginia.edu using StaticInst::StaticInst; 5312309Sar4jc@virginia.edu 5412309Sar4jc@virginia.edu virtual std::string 5512309Sar4jc@virginia.edu generateDisassembly(Addr pc, const SymbolTable *symtab) const = 0; 5612309Sar4jc@virginia.edu 5712309Sar4jc@virginia.edu public: 5812309Sar4jc@virginia.edu void advancePC(PCState &pc) const { pc.advance(); } 5912309Sar4jc@virginia.edu}; 6012309Sar4jc@virginia.edu 6112309Sar4jc@virginia.edu/** 6212309Sar4jc@virginia.edu * Base class for all RISC-V Macroops 6312309Sar4jc@virginia.edu */ 6412309Sar4jc@virginia.educlass RiscvMacroInst : public RiscvStaticInst 6512309Sar4jc@virginia.edu{ 6612309Sar4jc@virginia.edu protected: 6712309Sar4jc@virginia.edu std::vector<StaticInstPtr> microops; 6812309Sar4jc@virginia.edu 6912309Sar4jc@virginia.edu // Constructor 7012309Sar4jc@virginia.edu RiscvMacroInst(const char *mnem, ExtMachInst _machInst, 7112309Sar4jc@virginia.edu OpClass __opClass) : 7212309Sar4jc@virginia.edu RiscvStaticInst(mnem, _machInst, __opClass) 7312309Sar4jc@virginia.edu { 7412309Sar4jc@virginia.edu flags[IsMacroop] = true; 7512309Sar4jc@virginia.edu } 7612309Sar4jc@virginia.edu 7712309Sar4jc@virginia.edu ~RiscvMacroInst() { microops.clear(); } 7812309Sar4jc@virginia.edu 7912309Sar4jc@virginia.edu StaticInstPtr fetchMicroop(MicroPC upc) const { return microops[upc]; } 8012309Sar4jc@virginia.edu 8112309Sar4jc@virginia.edu Fault 8212309Sar4jc@virginia.edu initiateAcc(ExecContext *xc, Trace::InstRecord *traceData) const 8312309Sar4jc@virginia.edu { 8412309Sar4jc@virginia.edu panic("Tried to execute a macroop directly!\n"); 8512309Sar4jc@virginia.edu } 8612309Sar4jc@virginia.edu 8712309Sar4jc@virginia.edu Fault 8812309Sar4jc@virginia.edu completeAcc(PacketPtr pkt, ExecContext *xc, 8912309Sar4jc@virginia.edu Trace::InstRecord *traceData) const 9012309Sar4jc@virginia.edu { 9112309Sar4jc@virginia.edu panic("Tried to execute a macroop directly!\n"); 9212309Sar4jc@virginia.edu } 9312309Sar4jc@virginia.edu 9412309Sar4jc@virginia.edu Fault 9512309Sar4jc@virginia.edu execute(ExecContext *xc, Trace::InstRecord *traceData) const 9612309Sar4jc@virginia.edu { 9712309Sar4jc@virginia.edu panic("Tried to execute a macroop directly!\n"); 9812309Sar4jc@virginia.edu } 9912309Sar4jc@virginia.edu}; 10012309Sar4jc@virginia.edu 10112309Sar4jc@virginia.edu/** 10212309Sar4jc@virginia.edu * Base class for all RISC-V Microops 10312309Sar4jc@virginia.edu */ 10412309Sar4jc@virginia.educlass RiscvMicroInst : public RiscvStaticInst 10512309Sar4jc@virginia.edu{ 10612309Sar4jc@virginia.edu protected: 10712309Sar4jc@virginia.edu // Constructor 10812309Sar4jc@virginia.edu RiscvMicroInst(const char *mnem, ExtMachInst _machInst, 10912309Sar4jc@virginia.edu OpClass __opClass) : 11012309Sar4jc@virginia.edu RiscvStaticInst(mnem, _machInst, __opClass) 11112309Sar4jc@virginia.edu { 11212309Sar4jc@virginia.edu flags[IsMicroop] = true; 11312309Sar4jc@virginia.edu } 11412309Sar4jc@virginia.edu 11512309Sar4jc@virginia.edu void advancePC(PCState &pcState) const; 11612309Sar4jc@virginia.edu}; 11712309Sar4jc@virginia.edu 11812309Sar4jc@virginia.edu} 11912309Sar4jc@virginia.edu 12012309Sar4jc@virginia.edu#endif // __ARCH_RISCV_STATIC_INST_HH__ 121