tlbop.isa revision 2706
12686Sksewell@umich.edu// -*- mode:c++ -*-
22686Sksewell@umich.edu
32706Sksewell@umich.edu// Copyright (c) 2003-2006 The Regents of The University of Michigan
42706Sksewell@umich.edu// All rights reserved.
52706Sksewell@umich.edu//
62706Sksewell@umich.edu// Redistribution and use in source and binary forms, with or without
72706Sksewell@umich.edu// modification, are permitted provided that the following conditions are
82706Sksewell@umich.edu// met: redistributions of source code must retain the above copyright
92706Sksewell@umich.edu// notice, this list of conditions and the following disclaimer;
102706Sksewell@umich.edu// redistributions in binary form must reproduce the above copyright
112706Sksewell@umich.edu// notice, this list of conditions and the following disclaimer in the
122706Sksewell@umich.edu// documentation and/or other materials provided with the distribution;
132706Sksewell@umich.edu// neither the name of the copyright holders nor the names of its
142706Sksewell@umich.edu// contributors may be used to endorse or promote products derived from
152706Sksewell@umich.edu// this software without specific prior written permission.
162706Sksewell@umich.edu//
172706Sksewell@umich.edu// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
182706Sksewell@umich.edu// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
192706Sksewell@umich.edu// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
202706Sksewell@umich.edu// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
212706Sksewell@umich.edu// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
222706Sksewell@umich.edu// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
232706Sksewell@umich.edu// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
242706Sksewell@umich.edu// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
252706Sksewell@umich.edu// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
262706Sksewell@umich.edu// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
272706Sksewell@umich.edu// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
282706Sksewell@umich.edu//
292706Sksewell@umich.edu// Authors: Korey Sewell
302706Sksewell@umich.edu
312038SN/A////////////////////////////////////////////////////////////////////
322038SN/A//
332038SN/A// TlbOp instructions
342038SN/A//
352038SN/A
362038SN/Aoutput header {{
372038SN/A        /**
382038SN/A         * Base class for integer operations.
392038SN/A         */
402038SN/A        class TlbOp : public MipsStaticInst
412038SN/A        {
422038SN/A                protected:
432038SN/A
442038SN/A                /// Constructor
452038SN/A                TlbOp(const char *mnem, MachInst _machInst, OpClass __opClass) : MipsStaticInst(mnem, _machInst, __opClass)
462038SN/A                {
472038SN/A                }
482038SN/A
492038SN/A                std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
502038SN/A        };
512038SN/A}};
522038SN/A
532038SN/Aoutput decoder {{
542038SN/A        std::string TlbOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const
552038SN/A        {
562038SN/A                return "Disassembly of integer instruction\n";
572038SN/A        }
582038SN/A}};
592038SN/A
602038SN/Adef template TlbOpExecute {{
612038SN/A        Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, Trace::InstRecord *traceData) const
622038SN/A        {
632038SN/A                //Write the resulting state to the execution context
642038SN/A                %(op_wb)s;
652038SN/A
662686Sksewell@umich.edu                //Call into the trap handler with the appropriate fault
672038SN/A                return No_Fault;
682038SN/A        }
692038SN/A}};
702038SN/A
712038SN/A// Primary format for integer operate instructions:
722038SN/Adef format TlbOp(code, *opt_flags) {{
732038SN/A        orig_code = code
742038SN/A        cblk = CodeBlock(code)
752038SN/A        iop = InstObjParams(name, Name, 'MipsStaticInst', cblk, opt_flags)
762038SN/A        header_output = BasicDeclare.subst(iop)
772038SN/A        decoder_output = BasicConstructor.subst(iop)
782038SN/A        decode_block = BasicDecodeWithMnemonic.subst(iop)
792038SN/A        exec_output = TlbOpExecute.subst(iop)
802038SN/A}};
81