faults.cc revision 2680
12SN/A/* 21762SN/A * Copyright (c) 2003-2005 The Regents of The University of Michigan 32SN/A * All rights reserved. 42SN/A * 52SN/A * Redistribution and use in source and binary forms, with or without 62SN/A * modification, are permitted provided that the following conditions are 72SN/A * met: redistributions of source code must retain the above copyright 82SN/A * notice, this list of conditions and the following disclaimer; 92SN/A * redistributions in binary form must reproduce the above copyright 102SN/A * notice, this list of conditions and the following disclaimer in the 112SN/A * documentation and/or other materials provided with the distribution; 122SN/A * neither the name of the copyright holders nor the names of its 132SN/A * contributors may be used to endorse or promote products derived from 142SN/A * this software without specific prior written permission. 152SN/A * 162SN/A * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 172SN/A * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 182SN/A * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 192SN/A * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 202SN/A * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 212SN/A * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 222SN/A * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 232SN/A * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 242SN/A * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 252SN/A * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 262SN/A * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 272665Ssaidi@eecs.umich.edu * 282665Ssaidi@eecs.umich.edu * Authors: Korey Sewell 292SN/A */ 302SN/A 312SN/A#include "arch/mips/faults.hh" 322SN/A#include "cpu/thread_context.hh" 33381SN/A#include "cpu/base.hh" 342SN/A#include "base/trace.hh" 352SN/A 362SN/Anamespace MipsISA 372SN/A{ 382SN/A 392SN/AFaultName MachineCheckFault::_name = "Machine Check"; 402SN/AFaultVect MachineCheckFault::_vect = 0x0401; 412SN/AFaultStat MachineCheckFault::_count; 422SN/A 432SN/AFaultName AlignmentFault::_name = "Alignment"; 442SN/AFaultVect AlignmentFault::_vect = 0x0301; 452SN/AFaultStat AlignmentFault::_count; 462SN/A 472SN/AFaultName ResetFault::_name = "reset"; 482SN/AFaultVect ResetFault::_vect = 0x0001; 492SN/AFaultStat ResetFault::_count; 502SN/A 512SN/AFaultName ArithmeticFault::_name = "arith"; 522SN/AFaultVect ArithmeticFault::_vect = 0x0501; 532SN/AFaultStat ArithmeticFault::_count; 542SN/A 552SN/AFaultName InterruptFault::_name = "interrupt"; 562SN/AFaultVect InterruptFault::_vect = 0x0101; 572SN/AFaultStat InterruptFault::_count; 582SN/A 592SN/AFaultName NDtbMissFault::_name = "dtb_miss_single"; 602SN/AFaultVect NDtbMissFault::_vect = 0x0201; 612SN/AFaultStat NDtbMissFault::_count; 62 63FaultName PDtbMissFault::_name = "dtb_miss_double"; 64FaultVect PDtbMissFault::_vect = 0x0281; 65FaultStat PDtbMissFault::_count; 66 67FaultName DtbPageFault::_name = "dfault"; 68FaultVect DtbPageFault::_vect = 0x0381; 69FaultStat DtbPageFault::_count; 70 71FaultName DtbAcvFault::_name = "dfault"; 72FaultVect DtbAcvFault::_vect = 0x0381; 73FaultStat DtbAcvFault::_count; 74 75FaultName ItbMissFault::_name = "itbmiss"; 76FaultVect ItbMissFault::_vect = 0x0181; 77FaultStat ItbMissFault::_count; 78 79FaultName ItbPageFault::_name = "itbmiss"; 80FaultVect ItbPageFault::_vect = 0x0181; 81FaultStat ItbPageFault::_count; 82 83FaultName ItbAcvFault::_name = "iaccvio"; 84FaultVect ItbAcvFault::_vect = 0x0081; 85FaultStat ItbAcvFault::_count; 86 87FaultName UnimplementedOpcodeFault::_name = "opdec"; 88FaultVect UnimplementedOpcodeFault::_vect = 0x0481; 89FaultStat UnimplementedOpcodeFault::_count; 90 91FaultName FloatEnableFault::_name = "fen"; 92FaultVect FloatEnableFault::_vect = 0x0581; 93FaultStat FloatEnableFault::_count; 94 95FaultName PalFault::_name = "pal"; 96FaultVect PalFault::_vect = 0x2001; 97FaultStat PalFault::_count; 98 99FaultName IntegerOverflowFault::_name = "intover"; 100FaultVect IntegerOverflowFault::_vect = 0x0501; 101FaultStat IntegerOverflowFault::_count; 102 103#if FULL_SYSTEM 104 105void MipsFault::invoke(ThreadContext * tc) 106{ 107 FaultBase::invoke(tc); 108 countStat()++; 109 110 // exception restart address 111 if (setRestartAddress() || !tc->inPalMode()) 112 tc->setMiscReg(MipsISA::IPR_EXC_ADDR, tc->readPC()); 113 114 if (skipFaultingInstruction()) { 115 // traps... skip faulting instruction. 116 tc->setMiscReg(MipsISA::IPR_EXC_ADDR, 117 tc->readMiscReg(MipsISA::IPR_EXC_ADDR) + 4); 118 } 119 120 tc->setPC(tc->readMiscReg(MipsISA::IPR_PAL_BASE) + vect()); 121 tc->setNextPC(tc->readPC() + sizeof(MachInst)); 122} 123 124void ArithmeticFault::invoke(ThreadContext * tc) 125{ 126 FaultBase::invoke(tc); 127 panic("Arithmetic traps are unimplemented!"); 128} 129 130#endif 131 132} // namespace MipsISA 133 134