registers.hh revision 13581:b6dcd0183747 
1/*
2 * Copyright (c) 2010-2011, 2014, 2016 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder.  You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Copyright (c) 2007-2008 The Florida State University
15 * All rights reserved.
16 *
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright
22 * notice, this list of conditions and the following disclaimer in the
23 * documentation and/or other materials provided with the distribution;
24 * neither the name of the copyright holders nor the names of its
25 * contributors may be used to endorse or promote products derived from
26 * this software without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 *
40 * Authors: Stephen Hines
41 */
42
43#ifndef __ARCH_ARM_REGISTERS_HH__
44#define __ARCH_ARM_REGISTERS_HH__
45
46#include "arch/arm/ccregs.hh"
47#include "arch/arm/generated/max_inst_regs.hh"
48#include "arch/arm/intregs.hh"
49#include "arch/arm/miscregs.hh"
50#include "arch/generic/vec_reg.hh"
51
52namespace ArmISA {
53
54
55// For a predicated instruction, we need all the
56// destination registers to also be sources
57const int MaxInstSrcRegs = ArmISAInst::MaxInstDestRegs +
58    ArmISAInst::MaxInstSrcRegs;
59using ArmISAInst::MaxInstDestRegs;
60using ArmISAInst::MaxMiscDestRegs;
61
62// Number of VecElem per Vector Register, computed based on the vector length
63constexpr unsigned NumVecElemPerVecReg = 4;
64using VecElem = uint32_t;
65using VecReg = ::VecRegT<VecElem, NumVecElemPerVecReg, false>;
66using ConstVecReg = ::VecRegT<VecElem, NumVecElemPerVecReg, true>;
67using VecRegContainer = VecReg::Container;
68
69// condition code register; must be at least 32 bits for FpCondCodes
70typedef uint64_t CCReg;
71
72// Constants Related to the number of registers
73const int NumIntArchRegs = NUM_ARCH_INTREGS;
74// The number of single precision floating point registers
75const int NumFloatV7ArchRegs  = 64;
76const int NumFloatV8ArchRegs  = 128;
77const int NumFloatSpecialRegs = 32;
78const int NumVecV7ArchRegs  = 64;
79const int NumVecV8ArchRegs  = 32;
80const int NumVecSpecialRegs = 8;
81
82const int NumIntRegs = NUM_INTREGS;
83const int NumFloatRegs = NumFloatV8ArchRegs + NumFloatSpecialRegs;
84const int NumVecRegs = NumVecV8ArchRegs + NumVecSpecialRegs;
85const int NumCCRegs = NUM_CCREGS;
86const int NumMiscRegs = NUM_MISCREGS;
87
88#define ISA_HAS_CC_REGS
89
90const int TotalNumRegs = NumIntRegs + NumFloatRegs + NumVecRegs + NumMiscRegs;
91
92// semantically meaningful register indices
93const int ReturnValueReg = 0;
94const int ReturnValueReg1 = 1;
95const int ReturnValueReg2 = 2;
96const int NumArgumentRegs = 4;
97const int NumArgumentRegs64 = 8;
98const int ArgumentReg0 = 0;
99const int ArgumentReg1 = 1;
100const int ArgumentReg2 = 2;
101const int ArgumentReg3 = 3;
102const int FramePointerReg = 11;
103const int StackPointerReg = INTREG_SP;
104const int ReturnAddressReg = INTREG_LR;
105const int PCReg = INTREG_PC;
106
107const int ZeroReg = INTREG_ZERO;
108
109const int SyscallNumReg = ReturnValueReg;
110const int SyscallPseudoReturnReg = ReturnValueReg;
111const int SyscallSuccessReg = ReturnValueReg;
112
113} // namespace ArmISA
114
115#endif
116