vfp.isa revision 8303
111986Sandreas.sandberg@arm.com// -*- mode:c++ -*- 211986Sandreas.sandberg@arm.com 311986Sandreas.sandberg@arm.com// Copyright (c) 2010 ARM Limited 411986Sandreas.sandberg@arm.com// All rights reserved 511986Sandreas.sandberg@arm.com// 611986Sandreas.sandberg@arm.com// The license below extends only to copyright in the software and shall 711986Sandreas.sandberg@arm.com// not be construed as granting a license to any other intellectual 811986Sandreas.sandberg@arm.com// property including but not limited to intellectual property relating 911986Sandreas.sandberg@arm.com// to a hardware implementation of the functionality of the software 1011986Sandreas.sandberg@arm.com// licensed hereunder. You may use the software subject to the license 1111986Sandreas.sandberg@arm.com// terms below provided that you ensure that this notice is replicated 1211986Sandreas.sandberg@arm.com// unmodified and in its entirety in all distributions of the software, 1311986Sandreas.sandberg@arm.com// modified or unmodified, in source code or in binary form. 1411986Sandreas.sandberg@arm.com// 1511986Sandreas.sandberg@arm.com// Redistribution and use in source and binary forms, with or without 1611986Sandreas.sandberg@arm.com// modification, are permitted provided that the following conditions are 1711986Sandreas.sandberg@arm.com// met: redistributions of source code must retain the above copyright 1811986Sandreas.sandberg@arm.com// notice, this list of conditions and the following disclaimer; 1911986Sandreas.sandberg@arm.com// redistributions in binary form must reproduce the above copyright 2011986Sandreas.sandberg@arm.com// notice, this list of conditions and the following disclaimer in the 2111986Sandreas.sandberg@arm.com// documentation and/or other materials provided with the distribution; 2211986Sandreas.sandberg@arm.com// neither the name of the copyright holders nor the names of its 2311986Sandreas.sandberg@arm.com// contributors may be used to endorse or promote products derived from 2411986Sandreas.sandberg@arm.com// this software without specific prior written permission. 2511986Sandreas.sandberg@arm.com// 2611986Sandreas.sandberg@arm.com// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 2711986Sandreas.sandberg@arm.com// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 2811986Sandreas.sandberg@arm.com// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 2911986Sandreas.sandberg@arm.com// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 3011986Sandreas.sandberg@arm.com// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 3111986Sandreas.sandberg@arm.com// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 3211986Sandreas.sandberg@arm.com// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 3311986Sandreas.sandberg@arm.com// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 3411986Sandreas.sandberg@arm.com// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 3511986Sandreas.sandberg@arm.com// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 3611986Sandreas.sandberg@arm.com// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 3711986Sandreas.sandberg@arm.com// 3811986Sandreas.sandberg@arm.com// Authors: Gabe Black 3911986Sandreas.sandberg@arm.com 4011986Sandreas.sandberg@arm.comlet {{ 4111986Sandreas.sandberg@arm.com vfpEnabledCheckCode = ''' 4211986Sandreas.sandberg@arm.com if (!vfpEnabled(Cpacr, Cpsr, Fpexc)) 4311986Sandreas.sandberg@arm.com return disabledFault(); 4411986Sandreas.sandberg@arm.com ''' 4511986Sandreas.sandberg@arm.com 4611986Sandreas.sandberg@arm.com vmsrEnabledCheckCode = ''' 4711986Sandreas.sandberg@arm.com if (!vfpEnabled(Cpacr, Cpsr)) 4811986Sandreas.sandberg@arm.com if (dest != (int)MISCREG_FPEXC && dest != (int)MISCREG_FPSID) 4911986Sandreas.sandberg@arm.com return disabledFault(); 5011986Sandreas.sandberg@arm.com if (!inPrivilegedMode(Cpsr)) 51 if (dest != (int)MISCREG_FPSCR) 52 return disabledFault(); 53 54 ''' 55 56 vmrsEnabledCheckCode = ''' 57 if (!vfpEnabled(Cpacr, Cpsr)) 58 if (op1 != (int)MISCREG_FPEXC && op1 != (int)MISCREG_FPSID && 59 op1 != (int)MISCREG_MVFR0 && op1 != (int)MISCREG_MVFR1) 60 return disabledFault(); 61 if (!inPrivilegedMode(Cpsr)) 62 if (op1 != (int)MISCREG_FPSCR) 63 return disabledFault(); 64 ''' 65 vmrsApsrEnabledCheckCode = ''' 66 if (!vfpEnabled(Cpacr, Cpsr)) 67 return disabledFault(); 68 ''' 69}}; 70 71def template FpRegRegOpDeclare {{ 72class %(class_name)s : public %(base_class)s 73{ 74 public: 75 // Constructor 76 %(class_name)s(ExtMachInst machInst, 77 IntRegIndex _dest, IntRegIndex _op1, 78 VfpMicroMode mode = VfpNotAMicroop); 79 %(BasicExecDeclare)s 80}; 81}}; 82 83def template FpRegRegOpConstructor {{ 84 inline %(class_name)s::%(class_name)s(ExtMachInst machInst, 85 IntRegIndex _dest, IntRegIndex _op1, 86 VfpMicroMode mode) 87 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, 88 _dest, _op1, mode) 89 { 90 %(constructor)s; 91 if (!(condCode == COND_AL || condCode == COND_UC)) { 92 for (int x = 0; x < _numDestRegs; x++) { 93 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 94 } 95 } 96 } 97}}; 98 99def template FpRegImmOpDeclare {{ 100class %(class_name)s : public %(base_class)s 101{ 102 public: 103 // Constructor 104 %(class_name)s(ExtMachInst machInst, IntRegIndex _dest, 105 uint64_t _imm, VfpMicroMode mode = VfpNotAMicroop); 106 %(BasicExecDeclare)s 107}; 108}}; 109 110def template FpRegImmOpConstructor {{ 111 inline %(class_name)s::%(class_name)s(ExtMachInst machInst, 112 IntRegIndex _dest, uint64_t _imm, VfpMicroMode mode) 113 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, 114 _dest, _imm, mode) 115 { 116 %(constructor)s; 117 if (!(condCode == COND_AL || condCode == COND_UC)) { 118 for (int x = 0; x < _numDestRegs; x++) { 119 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 120 } 121 } 122 } 123}}; 124 125def template FpRegRegImmOpDeclare {{ 126class %(class_name)s : public %(base_class)s 127{ 128 public: 129 // Constructor 130 %(class_name)s(ExtMachInst machInst, 131 IntRegIndex _dest, IntRegIndex _op1, 132 uint64_t _imm, VfpMicroMode mode = VfpNotAMicroop); 133 %(BasicExecDeclare)s 134}; 135}}; 136 137def template FpRegRegImmOpConstructor {{ 138 inline %(class_name)s::%(class_name)s(ExtMachInst machInst, 139 IntRegIndex _dest, 140 IntRegIndex _op1, 141 uint64_t _imm, 142 VfpMicroMode mode) 143 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, 144 _dest, _op1, _imm, mode) 145 { 146 %(constructor)s; 147 if (!(condCode == COND_AL || condCode == COND_UC)) { 148 for (int x = 0; x < _numDestRegs; x++) { 149 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 150 } 151 } 152 } 153}}; 154 155def template FpRegRegRegOpDeclare {{ 156class %(class_name)s : public %(base_class)s 157{ 158 public: 159 // Constructor 160 %(class_name)s(ExtMachInst machInst, 161 IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, 162 VfpMicroMode mode = VfpNotAMicroop); 163 %(BasicExecDeclare)s 164}; 165}}; 166 167def template FpRegRegRegOpConstructor {{ 168 inline %(class_name)s::%(class_name)s(ExtMachInst machInst, 169 IntRegIndex _dest, 170 IntRegIndex _op1, 171 IntRegIndex _op2, 172 VfpMicroMode mode) 173 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, 174 _dest, _op1, _op2, mode) 175 { 176 %(constructor)s; 177 if (!(condCode == COND_AL || condCode == COND_UC)) { 178 for (int x = 0; x < _numDestRegs; x++) { 179 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 180 } 181 } 182 } 183}}; 184