simple_ruby.py revision 12611:8c69b5670fbb
1# -*- coding: utf-8 -*- 2# Copyright (c) 2015 Jason Power 3# All rights reserved. 4# 5# Redistribution and use in source and binary forms, with or without 6# modification, are permitted provided that the following conditions are 7# met: redistributions of source code must retain the above copyright 8# notice, this list of conditions and the following disclaimer; 9# redistributions in binary form must reproduce the above copyright 10# notice, this list of conditions and the following disclaimer in the 11# documentation and/or other materials provided with the distribution; 12# neither the name of the copyright holders nor the names of its 13# contributors may be used to endorse or promote products derived from 14# this software without specific prior written permission. 15# 16# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 17# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 18# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 19# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 20# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 21# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 22# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 23# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 24# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27# 28# Authors: Jason Lowe-Power 29 30""" This file creates a system with Ruby caches and executes 'threads', a 31simple multi-threaded application with false sharing to stress the Ruby 32protocol. 33 34See Part 3 in the Learning gem5 book: learning.gem5.org/book/part3 35 36IMPORTANT: If you modify this file, it's likely that the Learning gem5 book 37 also needs to be updated. For now, email Jason <jason@lowepower.com> 38 39""" 40from __future__ import print_function 41 42# import the m5 (gem5) library created when gem5 is built 43import m5 44# import all of the SimObjects 45from m5.objects import * 46 47# You can import ruby_caches_MI_example to use the MI_example protocol instead 48# of the MSI protocol 49from msi_caches import MyCacheSystem 50 51# create the system we are going to simulate 52system = System() 53 54# Set the clock fequency of the system (and all of its children) 55system.clk_domain = SrcClockDomain() 56system.clk_domain.clock = '1GHz' 57system.clk_domain.voltage_domain = VoltageDomain() 58 59# Set up the system 60system.mem_mode = 'timing' # Use timing accesses 61system.mem_ranges = [AddrRange('512MB')] # Create an address range 62 63# Create a pair of simple CPUs 64system.cpu = [TimingSimpleCPU() for i in range(2)] 65 66# Create a DDR3 memory controller and connect it to the membus 67system.mem_ctrl = DDR3_1600_8x8() 68system.mem_ctrl.range = system.mem_ranges[0] 69 70# create the interrupt controller for the CPU and connect to the membus 71for cpu in system.cpu: 72 cpu.createInterruptController() 73 74# Create the Ruby System 75system.caches = MyCacheSystem() 76system.caches.setup(system, system.cpu, [system.mem_ctrl]) 77 78# get ISA for the binary to run. 79isa = str(m5.defines.buildEnv['TARGET_ISA']).lower() 80 81# Run application and use the compiled ISA to find the binary 82binary = 'tests/test-progs/threads/bin/' + isa + '/linux/threads' 83 84# Create a process for a simple "multi-threaded" application 85process = Process() 86# Set the command 87# cmd is a list which begins with the executable (like argv) 88process.cmd = [binary] 89# Set the cpu to use the process as its workload and create thread contexts 90for cpu in system.cpu: 91 cpu.workload = process 92 cpu.createThreads() 93 94# set up the root SimObject and start the simulation 95root = Root(full_system = False, system = system) 96# instantiate all of the objects we've created above 97m5.instantiate() 98 99print("Beginning simulation!") 100exit_event = m5.simulate() 101print('Exiting @ tick {} because {}'.format( 102 m5.curTick(), exit_event.getCause()) 103 ) 104