FSConfig.py revision 5615:1c4b9b1aa500
1955SN/A# Copyright (c) 2006-2008 The Regents of The University of Michigan 2955SN/A# All rights reserved. 31762SN/A# 4955SN/A# Redistribution and use in source and binary forms, with or without 5955SN/A# modification, are permitted provided that the following conditions are 6955SN/A# met: redistributions of source code must retain the above copyright 7955SN/A# notice, this list of conditions and the following disclaimer; 8955SN/A# redistributions in binary form must reproduce the above copyright 9955SN/A# notice, this list of conditions and the following disclaimer in the 10955SN/A# documentation and/or other materials provided with the distribution; 11955SN/A# neither the name of the copyright holders nor the names of its 12955SN/A# contributors may be used to endorse or promote products derived from 13955SN/A# this software without specific prior written permission. 14955SN/A# 15955SN/A# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 16955SN/A# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 17955SN/A# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 18955SN/A# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 19955SN/A# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 20955SN/A# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 21955SN/A# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 22955SN/A# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 23955SN/A# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 24955SN/A# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 25955SN/A# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 26955SN/A# 27955SN/A# Authors: Kevin Lim 282665Ssaidi@eecs.umich.edu 292665Ssaidi@eecs.umich.eduimport m5 30955SN/Afrom m5 import makeList 31955SN/Afrom m5.objects import * 32955SN/Afrom Benchmarks import * 33955SN/A 34955SN/Aclass CowIdeDisk(IdeDisk): 352632Sstever@eecs.umich.edu image = CowDiskImage(child=RawDiskImage(read_only=True), 362632Sstever@eecs.umich.edu read_only=False) 372632Sstever@eecs.umich.edu 382632Sstever@eecs.umich.edu def childImage(self, ci): 39955SN/A self.image.child.image_file = ci 402632Sstever@eecs.umich.edu 412632Sstever@eecs.umich.edudef makeLinuxAlphaSystem(mem_mode, mdesc = None): 422761Sstever@eecs.umich.edu class BaseTsunami(Tsunami): 432632Sstever@eecs.umich.edu ethernet = NSGigE(pci_bus=0, pci_dev=1, pci_func=0) 442632Sstever@eecs.umich.edu ide = IdeController(disks=[Parent.disk0, Parent.disk2], 452632Sstever@eecs.umich.edu pci_func=0, pci_dev=0, pci_bus=0) 462761Sstever@eecs.umich.edu 472761Sstever@eecs.umich.edu self = LinuxAlphaSystem() 482761Sstever@eecs.umich.edu if not mdesc: 492632Sstever@eecs.umich.edu # generic system 502632Sstever@eecs.umich.edu mdesc = SysConfig() 512761Sstever@eecs.umich.edu self.readfile = mdesc.script() 522761Sstever@eecs.umich.edu self.iobus = Bus(bus_id=0) 532761Sstever@eecs.umich.edu self.membus = Bus(bus_id=1) 542761Sstever@eecs.umich.edu self.bridge = Bridge(delay='50ns', nack_delay='4ns') 552761Sstever@eecs.umich.edu self.physmem = PhysicalMemory(range = AddrRange(mdesc.mem())) 562632Sstever@eecs.umich.edu self.bridge.side_a = self.iobus.port 572632Sstever@eecs.umich.edu self.bridge.side_b = self.membus.port 582632Sstever@eecs.umich.edu self.physmem.port = self.membus.port 592632Sstever@eecs.umich.edu self.disk0 = CowIdeDisk(driveID='master') 602632Sstever@eecs.umich.edu self.disk2 = CowIdeDisk(driveID='master') 612632Sstever@eecs.umich.edu self.disk0.childImage(mdesc.disk()) 622632Sstever@eecs.umich.edu self.disk2.childImage(disk('linux-bigswap2.img')) 63955SN/A self.tsunami = BaseTsunami() 64955SN/A self.tsunami.attachIO(self.iobus) 65955SN/A self.tsunami.ide.pio = self.iobus.port 66955SN/A self.tsunami.ethernet.pio = self.iobus.port 67955SN/A self.simple_disk = SimpleDisk(disk=RawDiskImage(image_file = mdesc.disk(), 683918Ssaidi@eecs.umich.edu read_only = True)) 694202Sbinkertn@umich.edu self.intrctrl = IntrControl() 703716Sstever@eecs.umich.edu self.mem_mode = mem_mode 71955SN/A self.terminal = Terminal() 722656Sstever@eecs.umich.edu self.kernel = binary('vmlinux') 732656Sstever@eecs.umich.edu self.pal = binary('ts_osfpal') 742656Sstever@eecs.umich.edu self.console = binary('console') 752656Sstever@eecs.umich.edu self.boot_osflags = 'root=/dev/hda1 console=ttyS0' 762656Sstever@eecs.umich.edu 772656Sstever@eecs.umich.edu return self 782656Sstever@eecs.umich.edu 792653Sstever@eecs.umich.edudef makeSparcSystem(mem_mode, mdesc = None): 802653Sstever@eecs.umich.edu class CowMmDisk(MmDisk): 812653Sstever@eecs.umich.edu image = CowDiskImage(child=RawDiskImage(read_only=True), 822653Sstever@eecs.umich.edu read_only=False) 832653Sstever@eecs.umich.edu 842653Sstever@eecs.umich.edu def childImage(self, ci): 852653Sstever@eecs.umich.edu self.image.child.image_file = ci 862653Sstever@eecs.umich.edu 872653Sstever@eecs.umich.edu self = SparcSystem() 882653Sstever@eecs.umich.edu if not mdesc: 892653Sstever@eecs.umich.edu # generic system 901852SN/A mdesc = SysConfig() 91955SN/A self.readfile = mdesc.script() 92955SN/A self.iobus = Bus(bus_id=0) 93955SN/A self.membus = Bus(bus_id=1) 943717Sstever@eecs.umich.edu self.bridge = Bridge(delay='50ns', nack_delay='4ns') 953716Sstever@eecs.umich.edu self.t1000 = T1000() 96955SN/A self.t1000.attachOnChipIO(self.membus) 971533SN/A self.t1000.attachIO(self.iobus) 983716Sstever@eecs.umich.edu self.physmem = PhysicalMemory(range = AddrRange(Addr('1MB'), size = '64MB'), zero = True) 991533SN/A self.physmem2 = PhysicalMemory(range = AddrRange(Addr('2GB'), size ='256MB'), zero = True) 100955SN/A self.bridge.side_a = self.iobus.port 101955SN/A self.bridge.side_b = self.membus.port 1022632Sstever@eecs.umich.edu self.physmem.port = self.membus.port 1032632Sstever@eecs.umich.edu self.physmem2.port = self.membus.port 104955SN/A self.rom.port = self.membus.port 105955SN/A self.nvram.port = self.membus.port 106955SN/A self.hypervisor_desc.port = self.membus.port 107955SN/A self.partition_desc.port = self.membus.port 1082632Sstever@eecs.umich.edu self.intrctrl = IntrControl() 109955SN/A self.disk0 = CowMmDisk() 1102632Sstever@eecs.umich.edu self.disk0.childImage(disk('disk.s10hw2')) 1112632Sstever@eecs.umich.edu self.disk0.pio = self.iobus.port 1122632Sstever@eecs.umich.edu self.reset_bin = binary('reset_new.bin') 1132632Sstever@eecs.umich.edu self.hypervisor_bin = binary('q_new.bin') 1142632Sstever@eecs.umich.edu self.openboot_bin = binary('openboot_new.bin') 1152632Sstever@eecs.umich.edu self.nvram_bin = binary('nvram1') 1162632Sstever@eecs.umich.edu self.hypervisor_desc_bin = binary('1up-hv.bin') 1173053Sstever@eecs.umich.edu self.partition_desc_bin = binary('1up-md.bin') 1183053Sstever@eecs.umich.edu 1193053Sstever@eecs.umich.edu return self 1203053Sstever@eecs.umich.edu 1213053Sstever@eecs.umich.edudef makeLinuxMipsSystem(mem_mode, mdesc = None): 1223053Sstever@eecs.umich.edu class BaseMalta(Malta): 1233053Sstever@eecs.umich.edu ethernet = NSGigE(pci_bus=0, pci_dev=1, pci_func=0) 1243053Sstever@eecs.umich.edu ide = IdeController(disks=[Parent.disk0, Parent.disk2], 1253053Sstever@eecs.umich.edu pci_func=0, pci_dev=0, pci_bus=0) 1263053Sstever@eecs.umich.edu 1273053Sstever@eecs.umich.edu self = LinuxMipsSystem() 1283053Sstever@eecs.umich.edu if not mdesc: 1293053Sstever@eecs.umich.edu # generic system 1303053Sstever@eecs.umich.edu mdesc = SysConfig() 1313053Sstever@eecs.umich.edu self.readfile = mdesc.script() 1323053Sstever@eecs.umich.edu self.iobus = Bus(bus_id=0) 1332632Sstever@eecs.umich.edu self.membus = Bus(bus_id=1) 1342632Sstever@eecs.umich.edu self.bridge = Bridge(delay='50ns', nack_delay='4ns') 1352632Sstever@eecs.umich.edu self.physmem = PhysicalMemory(range = AddrRange('1GB')) 1362632Sstever@eecs.umich.edu self.bridge.side_a = self.iobus.port 1372632Sstever@eecs.umich.edu self.bridge.side_b = self.membus.port 1382632Sstever@eecs.umich.edu self.physmem.port = self.membus.port 1393718Sstever@eecs.umich.edu self.disk0 = CowIdeDisk(driveID='master') 1403718Sstever@eecs.umich.edu self.disk2 = CowIdeDisk(driveID='master') 1413718Sstever@eecs.umich.edu self.disk0.childImage(mdesc.disk()) 1423718Sstever@eecs.umich.edu self.disk2.childImage(disk('linux-bigswap2.img')) 1433718Sstever@eecs.umich.edu self.malta = BaseMalta() 1443718Sstever@eecs.umich.edu self.malta.attachIO(self.iobus) 1453718Sstever@eecs.umich.edu self.malta.ide.pio = self.iobus.port 1463718Sstever@eecs.umich.edu self.malta.ethernet.pio = self.iobus.port 1473718Sstever@eecs.umich.edu self.simple_disk = SimpleDisk(disk=RawDiskImage(image_file = mdesc.disk(), 1483718Sstever@eecs.umich.edu read_only = True)) 1493718Sstever@eecs.umich.edu self.intrctrl = IntrControl() 1503718Sstever@eecs.umich.edu self.mem_mode = mem_mode 1513718Sstever@eecs.umich.edu self.terminal = Terminal() 1522634Sstever@eecs.umich.edu self.kernel = binary('mips/vmlinux') 1532634Sstever@eecs.umich.edu self.console = binary('mips/console') 1542632Sstever@eecs.umich.edu self.boot_osflags = 'root=/dev/hda1 console=ttyS0' 1552638Sstever@eecs.umich.edu 1562632Sstever@eecs.umich.edu return self 1572632Sstever@eecs.umich.edu 1582632Sstever@eecs.umich.edudef x86IOAddress(port): 1592632Sstever@eecs.umich.edu IO_address_space_base = 0x8000000000000000 1602632Sstever@eecs.umich.edu return IO_address_space_base + port; 1612632Sstever@eecs.umich.edu 1621858SN/Adef makeX86System(mem_mode, mdesc = None, self = None): 1633716Sstever@eecs.umich.edu if self == None: 1642638Sstever@eecs.umich.edu self = X86System() 1652638Sstever@eecs.umich.edu 1662638Sstever@eecs.umich.edu if not mdesc: 1672638Sstever@eecs.umich.edu # generic system 1682638Sstever@eecs.umich.edu mdesc = SysConfig() 1692638Sstever@eecs.umich.edu self.readfile = mdesc.script() 1702638Sstever@eecs.umich.edu 1713716Sstever@eecs.umich.edu # Physical memory 1722634Sstever@eecs.umich.edu self.membus = Bus(bus_id=1) 1732634Sstever@eecs.umich.edu self.physmem = PhysicalMemory(range = AddrRange(mdesc.mem())) 174955SN/A self.physmem.port = self.membus.port 175955SN/A 176955SN/A # North Bridge 177955SN/A self.iobus = Bus(bus_id=0) 178955SN/A self.bridge = Bridge(delay='50ns', nack_delay='4ns') 179955SN/A self.bridge.side_a = self.iobus.port 180955SN/A self.bridge.side_b = self.membus.port 181955SN/A 1821858SN/A # Platform 1831858SN/A self.pc = PC() 1842632Sstever@eecs.umich.edu self.pc.attachIO(self.iobus) 185955SN/A 1863643Ssaidi@eecs.umich.edu self.intrctrl = IntrControl() 1873643Ssaidi@eecs.umich.edu 1883643Ssaidi@eecs.umich.edu # Add in a Bios information structure. 1893643Ssaidi@eecs.umich.edu structures = [X86SMBiosBiosInformation()] 1903643Ssaidi@eecs.umich.edu self.smbios_table.structures = structures 1913643Ssaidi@eecs.umich.edu 1923643Ssaidi@eecs.umich.edu 1933643Ssaidi@eecs.umich.edudef makeLinuxX86System(mem_mode, mdesc = None): 1944494Ssaidi@eecs.umich.edu self = LinuxX86System() 1954494Ssaidi@eecs.umich.edu 1963716Sstever@eecs.umich.edu # Build up a generic x86 system and then specialize it for Linux 1971105SN/A makeX86System(mem_mode, mdesc, self) 1982667Sstever@eecs.umich.edu 1992667Sstever@eecs.umich.edu # We assume below that there's at least 1MB of memory. We'll require 2 2002667Sstever@eecs.umich.edu # just to avoid corner cases. 2012667Sstever@eecs.umich.edu assert(self.physmem.range.second >= 0x200000) 2022667Sstever@eecs.umich.edu 2032667Sstever@eecs.umich.edu # Mark the first megabyte of memory as reserved 2041869SN/A self.e820_table.entries.append(X86E820Entry( 2051869SN/A addr = 0, 2061869SN/A size = '1MB', 2071869SN/A range_type = 2)) 2081869SN/A 2091065SN/A # Mark the rest as available 2102632Sstever@eecs.umich.edu self.e820_table.entries.append(X86E820Entry( 2112632Sstever@eecs.umich.edu addr = 0x100000, 2123918Ssaidi@eecs.umich.edu size = '%dB' % (self.physmem.range.second - 0x100000 - 1), 2133918Ssaidi@eecs.umich.edu range_type = 1)) 2143940Ssaidi@eecs.umich.edu 2153918Ssaidi@eecs.umich.edu # Command line 2163918Ssaidi@eecs.umich.edu self.boot_osflags = 'earlyprintk=ttyS0 console=ttyS0 lpj=9608015' 2173918Ssaidi@eecs.umich.edu 2183918Ssaidi@eecs.umich.edu return self 2193918Ssaidi@eecs.umich.edu 2203918Ssaidi@eecs.umich.edu 2213940Ssaidi@eecs.umich.edudef makeDualRoot(testSystem, driveSystem, dumpfile): 2223940Ssaidi@eecs.umich.edu self = Root() 2233940Ssaidi@eecs.umich.edu self.testsys = testSystem 2243942Ssaidi@eecs.umich.edu self.drivesys = driveSystem 2253940Ssaidi@eecs.umich.edu self.etherlink = EtherLink() 2263918Ssaidi@eecs.umich.edu self.etherlink.int0 = Parent.testsys.tsunami.ethernet.interface 2273918Ssaidi@eecs.umich.edu self.etherlink.int1 = Parent.drivesys.tsunami.ethernet.interface 228955SN/A 2291858SN/A if dumpfile: 2303918Ssaidi@eecs.umich.edu self.etherdump = EtherDump(file=dumpfile) 2313918Ssaidi@eecs.umich.edu self.etherlink.dump = Parent.etherdump 2323918Ssaidi@eecs.umich.edu 2333918Ssaidi@eecs.umich.edu return self 2343940Ssaidi@eecs.umich.edu 2353940Ssaidi@eecs.umich.edudef setMipsOptions(TestCPUClass): 2363918Ssaidi@eecs.umich.edu #CP0 Configuration 2373918Ssaidi@eecs.umich.edu TestCPUClass.CoreParams.CP0_PRId_CompanyOptions = 0 2383918Ssaidi@eecs.umich.edu TestCPUClass.CoreParams.CP0_PRId_CompanyID = 1 2393918Ssaidi@eecs.umich.edu TestCPUClass.CoreParams.CP0_PRId_ProcessorID = 147 2403918Ssaidi@eecs.umich.edu TestCPUClass.CoreParams.CP0_PRId_Revision = 0 2413918Ssaidi@eecs.umich.edu 2423918Ssaidi@eecs.umich.edu #CP0 Interrupt Control 2433918Ssaidi@eecs.umich.edu TestCPUClass.CoreParams.CP0_IntCtl_IPTI = 7 2443918Ssaidi@eecs.umich.edu TestCPUClass.CoreParams.CP0_IntCtl_IPPCI = 7 2453940Ssaidi@eecs.umich.edu 2463918Ssaidi@eecs.umich.edu # Config Register 2473918Ssaidi@eecs.umich.edu #TestCPUClass.CoreParams.CP0_Config_K23 = 0 # Since TLB 2481851SN/A #TestCPUClass.CoreParams.CP0_Config_KU = 0 # Since TLB 2491851SN/A TestCPUClass.CoreParams.CP0_Config_BE = 0 # Little Endian 2501858SN/A TestCPUClass.CoreParams.CP0_Config_AR = 1 # Architecture Revision 2 2512632Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config_AT = 0 # MIPS32 252955SN/A TestCPUClass.CoreParams.CP0_Config_MT = 1 # TLB MMU 2533053Sstever@eecs.umich.edu #TestCPUClass.CoreParams.CP0_Config_K0 = 2 # Uncached 2543053Sstever@eecs.umich.edu 2553053Sstever@eecs.umich.edu #Config 1 Register 2563053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_M = 1 # Config2 Implemented 2573053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_MMU = 63 # TLB Size 2583053Sstever@eecs.umich.edu # ***VERY IMPORTANT*** 2593053Sstever@eecs.umich.edu # Remember to modify CP0_Config1 according to cache specs 2603053Sstever@eecs.umich.edu # Examine file ../common/Cache.py 2613053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_IS = 1 # I-Cache Sets Per Way, 16KB cache, i.e., 1 (128) 2623053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_IL = 5 # I-Cache Line Size, default in Cache.py is 64, i.e 5 2633053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_IA = 1 # I-Cache Associativity, default in Cache.py is 2, i.e, a value of 1 2643053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_DS = 2 # D-Cache Sets Per Way (see below), 32KB cache, i.e., 2 2653053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_DL = 5 # D-Cache Line Size, default is 64, i.e., 5 2663053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_DA = 1 # D-Cache Associativity, default is 2, i.e. 1 2673053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_C2 = 0 # Coprocessor 2 not implemented(?) 2683053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_MD = 0 # MDMX ASE not implemented in Mips32 2693053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_PC = 1 # Performance Counters Implemented 2703053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_WR = 0 # Watch Registers Implemented 2713053Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_CA = 0 # Mips16e NOT implemented 2722667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_EP = 0 # EJTag Not Implemented 2732667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config1_FP = 0 # FPU Implemented 2742667Sstever@eecs.umich.edu 2752667Sstever@eecs.umich.edu #Config 2 Register 2762667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_M = 1 # Config3 Implemented 2772667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_TU = 0 # Tertiary Cache Control 2782667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_TS = 0 # Tertiary Cache Sets Per Way 2792667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_TL = 0 # Tertiary Cache Line Size 2802667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_TA = 0 # Tertiary Cache Associativity 2812667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_SU = 0 # Secondary Cache Control 2822667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_SS = 0 # Secondary Cache Sets Per Way 2832667Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_SL = 0 # Secondary Cache Line Size 2842638Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config2_SA = 0 # Secondary Cache Associativity 2852638Sstever@eecs.umich.edu 2862638Sstever@eecs.umich.edu 2873716Sstever@eecs.umich.edu #Config 3 Register 2883716Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_M = 0 # Config4 Not Implemented 2891858SN/A TestCPUClass.CoreParams.CP0_Config3_DSPP = 1 # DSP ASE Present 2903118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_LPA = 0 # Large Physical Addresses Not supported in Mips32 2913118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_VEIC = 0 # EIC Supported 2923118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_VInt = 0 # Vectored Interrupts Implemented 2933118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_SP = 0 # Small Pages Supported (PageGrain reg. exists) 2943118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_MT = 0 # MT Not present 2953118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_SM = 0 # SmartMIPS ASE Not implemented 2963118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_Config3_TL = 0 # TraceLogic Not implemented 2973118Sstever@eecs.umich.edu 2983118Sstever@eecs.umich.edu #SRS Ctl - HSS 2993118Sstever@eecs.umich.edu TestCPUClass.CoreParams.CP0_SrsCtl_HSS = 3 # Four shadow register sets implemented 3003118Sstever@eecs.umich.edu 3013716Sstever@eecs.umich.edu 3023118Sstever@eecs.umich.edu #TestCPUClass.CoreParams.tlb = TLB() 3033118Sstever@eecs.umich.edu #TestCPUClass.CoreParams.UnifiedTLB = 1 3043118Sstever@eecs.umich.edu