Searched refs:CSR_MHPMCOUNTER21 (Results 1 - 2 of 2) sorted by relevance

/gem5/src/arch/riscv/
H A Dregisters.hh381 CSR_MHPMCOUNTER21 = 0xC15, enumerator in enum:RiscvISA::CSRIndex
552 {CSR_MHPMCOUNTER21, {"mhpmcounter21", MISCREG_HPMCOUNTER21}},
/gem5/tests/test-progs/asmtest/src/riscv/env/
H A Dencoding.h855 #define CSR_MHPMCOUNTER21 0xb15 macro
1347 DECLARE_CSR(mhpmcounter21, CSR_MHPMCOUNTER21)

Completed in 22 milliseconds