Searched refs:vectorRegsReserved (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/hsail/insts/
H A Dmain.cc162 w->computeUnit->vectorRegsReserved[w->simdId] -=
165 assert(w->computeUnit->vectorRegsReserved[w->simdId] >= 0);
/gem5/src/gpu-compute/
H A Dcompute_unit.cc349 assert(vectorRegsReserved[m % numSIMDs] <= numVecRegsPerSimd);
356 vectorRegsReserved[m % numSIMDs] += w->reservedVectorRegs;
572 vectorRegsReserved.resize(numSIMDs, 0);
H A Dcompute_unit.hh213 std::vector<int> vectorRegsReserved; member in class:ComputeUnit

Completed in 13 milliseconds