Searched refs:decodeSave (Results 1 - 12 of 12) sorted by relevance

/gem5/src/arch/alpha/
H A Dstacktrace.hh72 bool decodeSave(MachInst inst, int &reg, int &disp);
H A Dstacktrace.cc278 StackTrace::decodeSave(MachInst inst, int &reg, int &disp) function in class:AlphaISA::StackTrace
323 } else if (decodeSave(inst, reg, disp)) {
/gem5/src/arch/arm/
H A Dstacktrace.hh74 bool decodeSave(MachInst inst, int &reg, int &disp);
H A Dstacktrace.cc147 StackTrace::decodeSave(MachInst inst, int &reg, int &disp) function in class:ArmISA::StackTrace
/gem5/src/arch/mips/
H A Dstacktrace.hh71 bool decodeSave(MachInst inst, int &reg, int &disp);
H A Dstacktrace.cc169 StackTrace::decodeSave(MachInst inst, int &reg, int &disp) function in class:StackTrace
213 } else if (decodeSave(inst, reg, disp)) {
/gem5/src/arch/x86/
H A Dstacktrace.hh71 bool decodeSave(MachInst inst, int &reg, int &disp);
H A Dstacktrace.cc148 StackTrace::decodeSave(MachInst inst, int &reg, int &disp) function in class:X86ISA::StackTrace
176 } else if (decodeSave(inst, reg, disp)) {
/gem5/src/arch/riscv/
H A Dstacktrace.cc104 StackTrace::decodeSave(MachInst inst, int &reg, int &disp) function in class:RiscvISA::StackTrace
106 panic("StackTrace::decodeSave not implemented.\n");
H A Dstacktrace.hh67 bool decodeSave(MachInst inst, int &reg, int &disp);
/gem5/src/arch/power/
H A Dstacktrace.cc105 StackTrace::decodeSave(MachInst inst, int &reg, int &disp) function in class:PowerISA::StackTrace
107 panic("StackTrace::decodeSave not implemented.\n");
H A Dstacktrace.hh67 bool decodeSave(MachInst inst, int &reg, int &disp);

Completed in 13 milliseconds