Searched refs:assert (Results 1 - 25 of 647) sorted by relevance

1234567891011>>

/gem5/src/sim/
H A Deventq_impl.hh44 assert(when >= getCurTick());
45 assert(!event->scheduled());
46 assert(event->initialized());
71 assert(event->scheduled());
72 assert(event->initialized());
73 assert(!inParallelMode || this == curEventQueue());
89 assert(when >= getCurTick());
90 assert(always || event->scheduled());
91 assert(event->initialized());
92 assert(!inParallelMod
[all...]
H A Dport.hh134 assert(old);
135 assert(old->isConnected());
136 assert(!isConnected());
138 assert(peer.isConnected());
H A Dsyscall_return.hh92 assert(successful());
99 assert(!successful());
H A Darguments.hh66 { assert(number >= 0); }
89 assert(number >= 0);
96 assert(number >= 0);
102 assert(number >= 0);
109 assert(number >= 0);
115 assert(number >= 0);
121 assert(number >= 0);
131 assert(sizeof(T) <= sizeof(uint64_t));
/gem5/src/mem/ruby/network/garnet2.0/
H A DOutVcState.cc50 assert(m_credit_count >= 1);
57 assert(m_credit_count <= m_max_credit_count);
64 assert(m_credit_count >= 0);
/gem5/util/tlm/examples/common/
H A Dcli_parser.hh63 uint64_t getMemoryOffset() { assert(parsed); return memoryOffset; }
64 uint64_t getSimulationEnd() { assert(parsed); return simulationEnd; }
65 bool getVerboseFlag() { assert(parsed); return verboseFlag; }
66 std::string getConfigFile() { assert(parsed); return configFile; }
/gem5/src/gpu-compute/
H A Dpool_manager.cc41 assert(poolSize > 0);
H A Dgpu_exec_context.cc59 assert(gpuISA);
66 assert(gpuISA);
/gem5/src/mem/ruby/structures/
H A DTimerTable.cc50 assert(m_next_valid);
60 assert(m_next_valid);
67 assert(address == makeLineAddress(address));
68 assert(!m_map.count(address));
71 assert(m_consumer_ptr != NULL);
84 assert(address == makeLineAddress(address));
85 assert(m_map.count(address));
103 assert(!m_next_valid);
H A DPersistentTable.cc47 assert(address == makeLineAddress(address));
58 assert(!(entry.m_starving.isElement(locker)));
66 assert(entry.m_marked.isSubset(entry.m_starving));
73 assert(address == makeLineAddress(address));
74 assert(m_map.count(address));
80 assert(entry.m_starving.isElement(unlocker));
81 assert(entry.m_marked.isSubset(entry.m_starving));
85 assert(entry.m_marked.isSubset(entry.m_starving));
89 assert(entry.m_marked.isEmpty());
98 assert(addres
[all...]
H A DPseudoLRUPolicy.cc37 assert(m_num_sets > 0 &&
55 assert(m_num_levels < sizeof(unsigned int)*4);
78 assert(index >= 0 && index < m_assoc);
79 assert(set >= 0 && set < m_num_sets);
106 assert(index >= 0 && index < m_effective_assoc);
H A DTBETable.hh85 assert(address == makeLineAddress(address));
86 assert(m_map.size() <= m_number_of_TBEs);
94 assert(!isPresent(address));
95 assert(m_map.size() < m_number_of_TBEs);
103 assert(isPresent(address));
104 assert(m_map.size() > 0);
/gem5/src/mem/protocol/
H A Dfunctional.cc53 assert(pkt->isRequest());
63 assert(pkt->isRequest());
H A Dtiming.cc52 assert(pkt->isRequest());
60 assert(pkt->isRequest());
68 assert(pkt->isResponse());
83 assert(pkt->isResponse());
91 assert(pkt->isRequest());
H A Datomic.cc54 assert(pkt->isRequest());
62 assert(pkt->isRequest());
71 assert(pkt->isRequest());
/gem5/ext/libelf/
H A Delf_next.c29 #include <assert.h>
48 assert (parent->e_kind == ELF_K_AR);
49 assert (parent->e_cmd == ELF_C_READ);
50 assert((uintptr_t) e->e_rawfile % 2 == 0);
51 assert(e->e_rawfile > parent->e_rawfile);
H A Delf_end.c30 #include <assert.h>
48 assert(e->e_activations == 0);
70 assert(0);
H A Delf_getident.c29 #include <assert.h>
48 assert(e->e_kind != ELF_K_AR || e->e_cmd == ELF_C_READ);
/gem5/src/cpu/o3/
H A Dscoreboard.hh83 assert(phys_reg->flatIndex() < numPhysRegs);
93 assert(ready);
101 assert(phys_reg->flatIndex() < numPhysRegs);
118 assert(phys_reg->flatIndex() < numPhysRegs);
/gem5/src/base/
H A Dfenv.c31 #include <assert.h>
42 assert(rm >= 0 && rm < 4);
/gem5/ext/nomali/lib/
H A Daddrspace.cc91 assert(cmd == ASn_COMMAND_NOP);
98 assert(cmd == ASn_COMMAND_UPDATE);
104 assert(cmd == ASn_COMMAND_LOCK);
110 assert(cmd == ASn_COMMAND_UNLOCK);
116 assert(cmd == ASn_COMMAND_FLUSH_PT);
122 assert(cmd == ASn_COMMAND_FLUSH_MEM);
/gem5/src/dev/virtio/
H A Dpci.cc75 assert(bar == 0);
90 assert(size == sizeof(uint32_t));
96 assert(size == sizeof(uint32_t));
102 assert(size == sizeof(uint32_t));
108 assert(size == sizeof(uint16_t));
114 assert(size == sizeof(uint16_t));
120 assert(size == sizeof(uint16_t));
126 assert(size == sizeof(uint8_t));
132 assert(size == sizeof(uint8_t));
156 assert(ba
[all...]
/gem5/src/mem/cache/
H A Dnoncoherent_cache.cc78 assert(pkt->isRead() || pkt->isWrite());
89 assert(blk && blk->isValid());
132 assert(mshr || !blk || !blk->isValid());
156 assert(cpu_pkt->needsResponse());
159 assert(!blk || !blk->isValid());
164 assert(pkt->getAddr() == pkt->getBlockAddr(blkSize));
183 assert(bus_pkt->isResponse());
187 assert(bus_pkt->isRead());
188 assert(pkt->cmd != MemCmd::UpgradeResp);
189 assert(!bus_pk
[all...]
/gem5/src/cpu/
H A Dthread_state.cc109 assert(physProxy == NULL);
116 assert(virtProxy == NULL);
119 assert(virtProxy == NULL);
129 assert(FullSystem);
130 assert(physProxy != NULL);
137 assert(virtProxy != NULL);
/gem5/src/systemc/tests/include/
H A DSimpleATTarget1.h80 assert(address < 400);
119 assert(0); exit(1);
125 assert(!mEndRequestQueue.empty());
130 assert(trans);
135 assert(r == tlm::TLM_ACCEPTED); // FIXME: initiator should return TLM_ACCEPTED?
136 assert(t == sc_core::SC_ZERO_TIME); // t must be SC_ZERO_TIME
153 assert(!mResponseQueue.empty());
158 assert(trans);
164 assert(address < 400);
181 assert(
[all...]

Completed in 20 milliseconds

1234567891011>>