Searched refs:MISCREG_MXCSR (Results 1 - 5 of 5) sorted by relevance

/gem5/src/arch/x86/
H A Dfaults.cc290 tc->setMiscReg(MISCREG_MXCSR, 0x1f80);
H A Disa.cc176 case MISCREG_MXCSR:
H A Dprocess.cc442 tc->setMiscReg(MISCREG_MXCSR, 0x1f80);
633 tc->setMiscReg(MISCREG_MXCSR, 0x1f80);
753 tc->setMiscReg(MISCREG_MXCSR, 0x1f80);
/gem5/src/arch/x86/regs/
H A Dmisc.hh382 MISCREG_MXCSR, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/cpu/kvm/
H A Dx86_cpu.cc826 fpu.mxcsr = tc->readMiscRegNoEffect(MISCREG_MXCSR);
1059 tc->setMiscRegNoEffect(MISCREG_MXCSR, fpu.mxcsr);

Completed in 13 milliseconds