Searched refs:MISCREG_MON_NS1_WR (Results 1 - 4 of 4) sorted by relevance

/gem5/src/arch/arm/kvm/
H A Darmv8_cpu.cc385 info[MISCREG_MON_NS0_WR] || info[MISCREG_MON_NS1_WR]);
/gem5/src/arch/arm/
H A Disa.hh279 info[MISCREG_MON_NS1_WR] = v;
H A Dmiscregs.hh978 MISCREG_MON_NS1_WR, enumerator in enum:ArmISA::MiscRegInfo
H A Dmiscregs.cc1047 miscRegInfo[reg][MISCREG_MON_NS1_WR];
1193 miscRegInfo[reg][MISCREG_MON_NS1_WR];

Completed in 24 milliseconds