Searched refs:MISCREG_MC7_CTL (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc89 MsrVal(0x41C, MISCREG_MC7_CTL),
H A Dmisc.hh210 MISCREG_MC7_CTL, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc442 regNum = MISCREG_MC7_CTL;

Completed in 15 milliseconds