Searched refs:MISCREG_MC1_MISC (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc107 MsrVal(0x407, MISCREG_MC1_MISC),
H A Dmisc.hh237 MISCREG_MC1_MISC, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc496 regNum = MISCREG_MC1_MISC;

Completed in 21 milliseconds