Searched refs:MISCREG_IORR_MASK1 (Results 1 - 4 of 4) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc135 MsrVal(0xC0010019, MISCREG_IORR_MASK1),
H A Dmisc.hh282 MISCREG_IORR_MASK1, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/arch/x86/
H A Dutility.cc166 tc->setMiscReg(MISCREG_IORR_MASK1, 0);
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc580 regNum = MISCREG_IORR_MASK1;

Completed in 17 milliseconds