Searched refs:MISCREG_ICH_LRC15 (Results 1 - 4 of 4) sorted by relevance

/gem5/src/arch/arm/
H A Dmiscregs.hh892 MISCREG_ICH_LRC15, enumerator in enum:ArmISA::MiscRegIndex
H A Disa.cc740 case MISCREG_ICC_AP0R0 ... MISCREG_ICH_LRC15:
2077 case MISCREG_ICC_AP0R0 ... MISCREG_ICH_LRC15:
H A Dmiscregs.cc849 return MISCREG_ICH_LRC15;
4970 InitReg(MISCREG_ICH_LRC15)
/gem5/src/dev/arm/
H A Dgic_v3_cpu_interface.cc703 case MISCREG_ICH_LRC0 ... MISCREG_ICH_LRC15:
1452 case MISCREG_ICH_LRC0 ... MISCREG_ICH_LRC15: {

Completed in 35 milliseconds