Searched refs:MISCREG_ENTRYLO1 (Results 1 - 2 of 2) sorted by relevance
| /gem5/src/arch/mips/ | ||
| H A D | registers.hh | 156 MISCREG_ENTRYLO1 = 24, // Bank 3: 24 enumerator in enum:MipsISA::MiscRegIndex |
| H A D | isa.cc | 392 setRegMask(MISCREG_ENTRYLO1, mask); |
Completed in 5 milliseconds