Searched refs:CSR_USCRATCH (Results 1 - 1 of 1) sorted by relevance
/gem5/src/arch/riscv/ | ||
H A D | registers.hh | 270 CSR_USCRATCH = 0x040, enumerator in enum:RiscvISA::CSRIndex 442 {CSR_USCRATCH, {"uscratch", MISCREG_USCRATCH}}, |
Completed in 7 milliseconds