Searched refs:CSR_SSCRATCH (Results 1 - 2 of 2) sorted by relevance

/gem5/src/arch/riscv/
H A Dregisters.hh318 CSR_SSCRATCH = 0x140, enumerator in enum:RiscvISA::CSRIndex
489 {CSR_SSCRATCH, {"sscratch", MISCREG_SSCRATCH}},
/gem5/tests/test-progs/asmtest/src/riscv/env/
H A Dencoding.h790 #define CSR_SSCRATCH 0x140 macro
1282 DECLARE_CSR(sscratch, CSR_SSCRATCH)

Completed in 19 milliseconds