Searched refs:sc_signal (Results 701 - 725 of 1041) sorted by relevance

<<21222324252627282930>>

/gem5/src/systemc/tests/systemc/misc/cae_test/general/bitwise/shl/bitwidth/
H A Dbitwidth.h53 const sc_signal<bool>& reset ;
60 const sc_signal<bool>& in_valid; // Input port
67 sc_signal<bool>& out_valid; // Output port
76 const sc_signal<bool>& RESET,
83 const sc_signal<bool>& IN_VALID, // Input port
90 sc_signal<bool>& OUT_VALID // Output port
H A Dmain.cpp45 sc_signal<bool> reset;
52 sc_signal<bool> input_valid;
53 sc_signal<bool> output_valid;
/gem5/src/systemc/tests/systemc/misc/cae_test/general/control/case/datatypes/
H A Ddatatypes.h47 const sc_signal<bool>& reset ;
52 const sc_signal<bool>& in_valid;
57 sc_signal<bool>& out_valid;
66 const sc_signal<bool>& RESET,
71 const sc_signal<bool>& IN_VALID, // Input port
76 sc_signal<bool>& OUT_VALID // Input port
H A Dmain.cpp45 sc_signal<bool> reset;
50 sc_signal<bool> input_valid;
55 sc_signal<bool> output_valid;
/gem5/src/systemc/tests/systemc/misc/cae_test/general/control/if_test/datatypes/
H A Ddatatypes.h47 const sc_signal<bool>& reset ;
52 const sc_signal<bool>& in_valid;
57 sc_signal<bool>& out_valid;
66 const sc_signal<bool>& RESET,
71 const sc_signal<bool>& IN_VALID, // Input port
76 sc_signal<bool>& OUT_VALID // Input port
H A Dmain.cpp45 sc_signal<bool> reset;
50 sc_signal<bool> input_valid;
55 sc_signal<bool> output_valid;
/gem5/src/systemc/tests/systemc/misc/synth/add_chain_FUNC/
H A Dadd_chain.cpp50 const sc_signal<bool>& rst;
53 sc_signal<bool>& ready;
58 const sc_signal<bool>& RST,
61 sc_signal<bool>& READY
120 const sc_signal<bool>& RST,
123 sc_signal<bool>& READY )
H A Ddisplay.cpp50 const sc_signal<bool>& ready; // Input
56 const sc_signal<bool>& READY,
91 const sc_signal<bool>& READY,
/gem5/src/systemc/tests/systemc/tracing/wif_trace/test12/
H A Dtest12.cpp52 sc_signal<bool>& CLK,
53 sc_signal<sc_int<10> >& BV,
54 sc_signal<sc_uint<10> >& SV )
90 sc_signal<bool> clock;
91 sc_signal<sc_int<10> > bv;
92 sc_signal<sc_uint<10> > sv;
/gem5/src/systemc/ext/channel/
H A Dsc_signal.hh59 virtual const char *kind() const { return "sc_signal"; }
274 class sc_signal : public sc_gem5::ScSignalBaseT<T, WRITER_POLICY> class in namespace:sc_core
277 sc_signal() : sc_gem5::ScSignalBaseT<T, WRITER_POLICY>( function in class:sc_core::sc_signal
280 explicit sc_signal(const char *name) : function in class:sc_core::sc_signal
283 explicit sc_signal(const char *name, const T &initial_value) : function in class:sc_core::sc_signal
286 virtual ~sc_signal() {}
288 sc_signal<T, WRITER_POLICY> &
294 sc_signal<T, WRITER_POLICY> &
295 operator = (const sc_signal<T, WRITER_POLICY> &s) argument
314 sc_signal(cons
319 operator <<(std::ostream &os, const sc_signal<T, WRITER_POLICY> &s) argument
326 class sc_signal<bool, WRITER_POLICY> : class in namespace:sc_core
330 sc_signal() : function in class:sc_core::sc_signal
334 explicit sc_signal(const char *name) : function in class:sc_core::sc_signal
337 explicit sc_signal(const char *name, const bool &initial_value) : function in class:sc_core::sc_signal
349 operator =(const sc_signal<bool, WRITER_POLICY> &s) argument
390 class sc_signal<sc_dt::sc_logic, WRITER_POLICY> : class in namespace:sc_core
394 sc_signal() : function in class:sc_core::sc_signal
398 explicit sc_signal(const char *name) : function in class:sc_core::sc_signal
401 explicit sc_signal(const char *name, function in class:sc_core::sc_signal
415 operator =(const sc_signal<sc_dt::sc_logic, WRITER_POLICY> &s) argument
[all...]
H A Dsc_signal_resolved.hh35 #include "sc_signal.hh"
57 class sc_signal_resolved : public sc_signal<sc_dt::sc_logic, SC_MANY_WRITERS>
78 sc_interface(), sc_signal<sc_dt::sc_logic, SC_MANY_WRITERS>()
/gem5/src/systemc/tests/systemc/misc/sim_tests/popc/
H A Dpopc.cpp61 sc_signal<bool>& DATA_ACK,
62 sc_signal<int>& POPC,
63 sc_signal<bool>& RESET,
64 sc_signal<bool>& DATA_READY,
65 sc_signal<int>& IN_ )
103 sc_signal<bool>& RESET,
104 sc_signal<bool>& DATA_READY,
105 sc_signal<int>& IN_,
106 sc_signal<bool>& DATA_ACK,
107 sc_signal<in
[all...]
/gem5/src/systemc/tests/systemc/misc/sim_tests/multtrans/multtrans0/
H A Dmulttrans0.cpp49 sc_signal<int>& DATA_I,
50 sc_signal<int>& DATA_O )
88 sc_signal<int>& DATA_I1,
89 sc_signal<int>& DATA_I2,
90 sc_signal<int>& DATA_O )
168 void testbench(sc_signal<int>& data, const sc_signal<int>& res)
185 sc_signal<int> data_gen("Data");
186 sc_signal<int> data_delayed("DelayedData");
187 sc_signal<in
[all...]
/gem5/src/systemc/tests/systemc/misc/synth/bubble/
H A Ddisplay.h56 const sc_signal<bool>& reset;
57 const sc_signal<bool>& in_ok;
58 const sc_signal<bool>& out_ok;
59 const sc_signal<bool>& instrb;
60 const sc_signal<bool>& outstrb;
67 const sc_signal<bool>& RESET,
68 const sc_signal<bool>& IN_OK,
69 const sc_signal<bool>& OUT_OK,
70 const sc_signal<bool>& INSTRB,
71 const sc_signal<boo
[all...]
H A Dtb.h46 sc_signal<bool> reset;
47 sc_signal<bool> in_ok;
48 sc_signal<bool> out_ok;
49 sc_signal<bool> instrb;
50 sc_signal<bool> outstrb;
/gem5/src/systemc/tests/systemc/communication/sc_signal/check_writer/test01/
H A Dtest01.cpp90 sc_signal<int> sig_int;
91 sc_signal<bool> sig_bool;
92 sc_signal<sc_logic> sig_logic;
/gem5/src/systemc/tests/systemc/communication/sc_signal/check_writer/test04/
H A Dtest04.cpp90 sc_signal<int> sig_int;
91 sc_signal<bool> sig_bool;
92 sc_signal<sc_logic> sig_logic;
/gem5/src/systemc/tests/systemc/communication/sc_signal/check_writer/test05/
H A Dtest05.cpp90 sc_signal<int> sig_int;
91 sc_signal<bool> sig_bool;
92 sc_signal<sc_logic> sig_logic;
/gem5/src/systemc/tests/systemc/communication/sc_signal/check_writer/test06/
H A Dtest06.cpp90 sc_signal<int> sig_int;
91 sc_signal<bool> sig_bool;
92 sc_signal<sc_logic> sig_logic;
/gem5/src/systemc/tests/systemc/kernel/dynamic_processes/test07/
H A Dtest07.cpp84 sc_signal<bool> m_a;
85 sc_signal<bool> m_b;
86 sc_signal<bool> m_c;
/gem5/src/systemc/tests/systemc/kernel/reset_signal_is/test01/
H A Dtest01.cpp65 B(sc_module_name name, sc_signal<bool>* reset_p ):
84 sc_signal<bool>* m_reset_p;
90 sc_signal<bool> reset;
/gem5/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/bitwidth/
H A Dmain.cpp44 sc_signal<bool> reset;
51 sc_signal<bool> input_valid;
52 sc_signal<bool> output_valid;
/gem5/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/
H A Dmain.cpp44 sc_signal<bool> reset;
50 sc_signal<bool> input_valid;
51 sc_signal<bool> output_valid;
/gem5/src/systemc/tests/systemc/misc/stars/star113623/
H A Dtest.cpp70 sc_signal< sc_int<8> > a;
71 sc_signal< sc_int<8> > b;
72 sc_signal< sc_int<9> > c;
/gem5/src/systemc/tests/systemc/misc/stars/star111657/
H A Dio_controller1.h103 sc_signal<bool> start_mux;
104 sc_signal<bool> ready_mux;
105 sc_signal<bool> start_read;
106 sc_signal<bool> out_fifo_reset;
111 sc_signal<bool> sem1; // mutual exclusion for i486-if
112 sc_signal<bool> sem2; // mutual exclusion for i486-if

Completed in 23 milliseconds

<<21222324252627282930>>