Searched hist:9821 (Results 1 - 3 of 3) sorted by relevance
/gem5/util/m5/ | ||
H A D | Makefile.arm | diff 9821:afa9f7f4ee46 Wed Aug 14 10:51:00 EDT 2013 Anthony Gutierrez <atgutier@umich.edu> arm: use -march when compiling m5op_arm.S Using arm-linux-gnueabi-gcc 4.7.3-1ubuntu1 on Ubuntu 13.04 to compiled the m5 binary yields the error: m5op_arm.S: Assembler messages: m5op_arm.S:85: Error: selected processor does not support ARM mode `bxj lr' For each of of the SIMPLE_OPs. Apparently, this compiler doesn't like the interworking of these code types for the default arch. Adding -march=armv7-a makes it compile. Another alternative that I found to work is replacing the bxj lr instruction with mov pc, lr, but I don't know how that affects the KVM stuff and if bxj is needed. |
/gem5/src/arch/riscv/ | ||
H A D | faults.hh | diff 12848:67652b15de3b Sun Feb 18 22:28:00 EST 2018 Alec Roelke <ar4jc@virginia.edu> arch-riscv: Add support for fault handling This patch adds support for handling RISC-V faults, including tracking current and previous execution privilege, correctly switching to the privilege mode specified by CSRs, and setting/storing the PC. It also includes changes introduced by patch #9821, which disables interrupts during handling of a fault. Change-Id: Ie9c0f29719620c20783540d3bdb2db44f6114fc9 Reviewed-on: https://gem5-review.googlesource.com/9161 Maintainer: Alec Roelke <ar4jc@virginia.edu> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> |
H A D | faults.cc | diff 12848:67652b15de3b Sun Feb 18 22:28:00 EST 2018 Alec Roelke <ar4jc@virginia.edu> arch-riscv: Add support for fault handling This patch adds support for handling RISC-V faults, including tracking current and previous execution privilege, correctly switching to the privilege mode specified by CSRs, and setting/storing the PC. It also includes changes introduced by patch #9821, which disables interrupts during handling of a fault. Change-Id: Ie9c0f29719620c20783540d3bdb2db44f6114fc9 Reviewed-on: https://gem5-review.googlesource.com/9161 Maintainer: Alec Roelke <ar4jc@virginia.edu> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> |
Completed in 16 milliseconds