Searched hist:9721 (Results 1 - 6 of 6) sorted by relevance

/gem5/src/arch/mips/isa/
H A Dincludes.isadiff 2687:9721a59675b8 Fri Jun 09 17:07:00 EDT 2006 Korey Sewell <ksewell@umich.edu> add fcntl64Func

use ThreadContext rename

src/arch/mips/isa/formats/branch.isa:
src/arch/mips/isa/formats/fp.isa:
src/arch/mips/isa/includes.isa:
Use ThreadContext
src/sim/syscall_emul.cc:
fcntl64 function using TC
src/sim/syscall_emul.hh:
Add fcntl64func
/gem5/src/arch/mips/isa/formats/
H A Dbranch.isadiff 2687:9721a59675b8 Fri Jun 09 17:07:00 EDT 2006 Korey Sewell <ksewell@umich.edu> add fcntl64Func

use ThreadContext rename

src/arch/mips/isa/formats/branch.isa:
src/arch/mips/isa/formats/fp.isa:
src/arch/mips/isa/includes.isa:
Use ThreadContext
src/sim/syscall_emul.cc:
fcntl64 function using TC
src/sim/syscall_emul.hh:
Add fcntl64func
H A Dfp.isadiff 2687:9721a59675b8 Fri Jun 09 17:07:00 EDT 2006 Korey Sewell <ksewell@umich.edu> add fcntl64Func

use ThreadContext rename

src/arch/mips/isa/formats/branch.isa:
src/arch/mips/isa/formats/fp.isa:
src/arch/mips/isa/includes.isa:
Use ThreadContext
src/sim/syscall_emul.cc:
fcntl64 function using TC
src/sim/syscall_emul.hh:
Add fcntl64func
/gem5/src/cpu/testers/traffic_gen/
H A Dtraffic_gen.ccdiff 9721:dd486672c9d0 Thu May 30 00:54:00 EDT 2013 Sascha Bischoff <sascha.bischoff@arm.com> cpu: Fix bug when reading in TrafficGen state transitions

This patch fixes a bug with the traffic generator which occured when
reading in the state transitions from the configuration
file. Previously, the size of the vector which stored the transitions
was used to get the size of the transitions matrix, rather than using
the number of states. Therefore, if there were more transitions than
states, i.e. some transitions has a probability of less than 1, then
the traffic generator would fatal when trying to check the
transitions.

This issue has been addressed by using the number of input states,
rather then the number of transitions.
/gem5/src/sim/
H A Dsyscall_emul.ccdiff 2687:9721a59675b8 Fri Jun 09 17:07:00 EDT 2006 Korey Sewell <ksewell@umich.edu> add fcntl64Func

use ThreadContext rename

src/arch/mips/isa/formats/branch.isa:
src/arch/mips/isa/formats/fp.isa:
src/arch/mips/isa/includes.isa:
Use ThreadContext
src/sim/syscall_emul.cc:
fcntl64 function using TC
src/sim/syscall_emul.hh:
Add fcntl64func
H A Dsyscall_emul.hhdiff 2687:9721a59675b8 Fri Jun 09 17:07:00 EDT 2006 Korey Sewell <ksewell@umich.edu> add fcntl64Func

use ThreadContext rename

src/arch/mips/isa/formats/branch.isa:
src/arch/mips/isa/formats/fp.isa:
src/arch/mips/isa/includes.isa:
Use ThreadContext
src/sim/syscall_emul.cc:
fcntl64 function using TC
src/sim/syscall_emul.hh:
Add fcntl64func

Completed in 89 milliseconds