Searched hist:9394 (Results 1 - 3 of 3) sorted by relevance

/gem5/src/dev/arm/
H A Dpl111.hhdiff 9394:e88cf95d33d3 Mon Jan 07 13:05:00 EST 2013 Andreas Hansson <andreas.hansson@arm.com> dev: Fix the Pl111 timings by separating pixel and DMA clock

This patch fixes the Pl111 timings by creating a separate clock for
the pixel timings. The device clock is used for all interactions with
the memory system, just like the AHB clock on the actual module.

The result without this patch is that the module only is allowed to
send one request every tick of the 24MHz clock which causes a huge
backlog.
H A Dpl111.ccdiff 9394:e88cf95d33d3 Mon Jan 07 13:05:00 EST 2013 Andreas Hansson <andreas.hansson@arm.com> dev: Fix the Pl111 timings by separating pixel and DMA clock

This patch fixes the Pl111 timings by creating a separate clock for
the pixel timings. The device clock is used for all interactions with
the memory system, just like the AHB clock on the actual module.

The result without this patch is that the module only is allowed to
send one request every tick of the 24MHz clock which causes a huge
backlog.
H A DRealView.pydiff 9394:e88cf95d33d3 Mon Jan 07 13:05:00 EST 2013 Andreas Hansson <andreas.hansson@arm.com> dev: Fix the Pl111 timings by separating pixel and DMA clock

This patch fixes the Pl111 timings by creating a separate clock for
the pixel timings. The device clock is used for all interactions with
the memory system, just like the AHB clock on the actual module.

The result without this patch is that the module only is allowed to
send one request every tick of the 24MHz clock which causes a huge
backlog.

Completed in 45 milliseconds