Searched hist:8535 (Results 1 - 1 of 1) sorted by relevance
| /gem5/src/arch/x86/ | ||
| H A D | tlb.cc | diff 8535:d04ae08781e2 Mon Sep 05 05:48:00 EDT 2011 Gabe Black <gblack@eecs.umich.edu> X86,TLB: Make sure the "delayedResponse" variable is always set. When an instruction is translated in the x86 TLB, a variable called delayedResponse is passed back and forth which tracks whether a translation could be completed immediately, or if there's going to be callback that will finish things up. If a read was to the internal memory space, memory mapped registers used to implement things like MSRs, the function hadn't yet gotten to where delayedResponse was set to false, it's default. That meant that the value was never set, and the TLB could start waiting for a callback that would never come. This change simply moves the assignment to above where control can divert to translateInt(). |
Completed in 27 milliseconds