Searched hist:8408 (Results 1 - 1 of 1) sorted by relevance
| /gem5/src/arch/alpha/ | ||
| H A D | tlb.cc | diff 8408:0cce97fe6390 Sun Jun 19 21:43:00 EDT 2011 Korey Sewell <ksewell@umich.edu> inorder/dtb: make sure DTB translate correct address The DTB expects the correct PC in the ThreadContext but how if the memory accesses are speculative? Shouldn't we send along the requestor's PC to the translate functions? |
Completed in 16 milliseconds