Searched hist:6139 (Results 1 - 2 of 2) sorted by relevance
/gem5/src/dev/x86/ | ||
H A D | i82094aa.cc | diff 6139:2bfd792b1cc0 Sun Apr 26 05:09:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> X86: Implement lowest priority interrupts more correctly. Lowest priority interrupts are now delivered based on a rotating offset into the list of potential recipients. There could be parasitic cases were a processor gets picked on and ends up at that rotating offset all the time, but it's much more likely that the group will stay consistent and the pain will be distributed evenly. |
H A D | i82094aa.hh | diff 6139:2bfd792b1cc0 Sun Apr 26 05:09:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> X86: Implement lowest priority interrupts more correctly. Lowest priority interrupts are now delivered based on a rotating offset into the list of potential recipients. There could be parasitic cases were a processor gets picked on and ends up at that rotating offset all the time, but it's much more likely that the group will stay consistent and the pain will be distributed evenly. |
Completed in 16 milliseconds