Searched hist:4687 (Results 1 - 1 of 1) sorted by relevance
| /gem5/src/arch/x86/isa/ | ||
| H A D | operands.isa | diff 4687:db7ca06d6e6a Tue Jul 17 18:28:00 EDT 2007 Gabe Black <gblack@eecs.umich.edu> Add in operand which holds the condition code bits of the flag register. |
Completed in 14 milliseconds