Searched hist:14168 (Results 1 - 3 of 3) sorted by relevance
/gem5/src/dev/arm/ | ||
H A D | gic_v3_its.hh | diff 14168:2a96e30b9400 Wed Aug 14 12:50:00 EDT 2019 Giacomo Travaglini <giacomo.travaglini@arm.com> dev-arm: Add GITS_PIDR2 register to the ITS memory map The GITS Peripheral Identification Register #2 bits assignments are the same as those for GICD_PIDR2. Change-Id: I235008a383e08dd557d899cb3aa18202ef943f8b Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20254 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com> |
H A D | gic_v3_distributor.hh | diff 14168:2a96e30b9400 Wed Aug 14 12:50:00 EDT 2019 Giacomo Travaglini <giacomo.travaglini@arm.com> dev-arm: Add GITS_PIDR2 register to the ITS memory map The GITS Peripheral Identification Register #2 bits assignments are the same as those for GICD_PIDR2. Change-Id: I235008a383e08dd557d899cb3aa18202ef943f8b Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20254 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com> |
H A D | gic_v3_its.cc | diff 14168:2a96e30b9400 Wed Aug 14 12:50:00 EDT 2019 Giacomo Travaglini <giacomo.travaglini@arm.com> dev-arm: Add GITS_PIDR2 register to the ITS memory map The GITS Peripheral Identification Register #2 bits assignments are the same as those for GICD_PIDR2. Change-Id: I235008a383e08dd557d899cb3aa18202ef943f8b Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20254 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com> |
Completed in 43 milliseconds