Searched hist:12771 (Results 1 - 25 of 173) sorted by relevance
| /gem5/tests/test-progs/asmtest/src/riscv/ | ||
| H A D | LICENSE | 12771:75508af5d8dc Tue May 22 00:24:00 EDT 2018 Tuan Ta <qtt2@cornell.edu> tests,style: add RISC-V assembly tests This patch adds a subset (rv64*) of RISC-V assembly tests. The original riscv-test project can be found here: https://github.com/riscv/riscv-tests. The riscv-test project is under the BSD license (https://github.com/riscv/riscv-tests/blob/master/LICENSE) and is maintained separately from gem5 project. The tests have been slightly modified to work in gem5 SE mode: (1) Removed a trap handler used in riscv-tests for bare-metal systems (2) Instead of throwing an exception, the tests call the exit syscall with the exit code of - '0' if SUCCESS - Failed test case's number (non-zero) if FAILURE The exit code can be captured after a simuation completes. In addition to original RISC-V assembly tests, this patch adds several assembly tests specifically for AMO, LR, SC and system calls. Those tests target a multi-core system. (1) rv64uamt: multi-threaded tests for A-extension i |